View T84C5112-RKSIV_4221870.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

T80C5112
8-bit Microcontroller with A/D converter
1. Description
The T80C5112 is a high performance ROM/OTP version of the 80C51 8-bit microcontroller. The T80C5112 retains all the features of the standard 80C51 with 8 Kbytes ROM/OTP program memory, 256 bytes of internal RAM, a 8-source , 4-level interrupt system, an on-chip oscillator and two timer/counters. The T80C5112 is dedicated for analog interfacing applications. For this, it has an 10-bit, 8 channels A/D converter and a five channels Programmable Counter Array. In addition, the T80C5112 has a Hardware Watchdog Timer with its own low power oscillator, a versatile serial channel that facilitates multiprocessor communication (EUART) with an independent baud rate generator, a SPI serial bus controller and a X2 speed improvement mechanism. The X2 feature allows to keep the same CPU power at a divided by two oscillator frequency. The fully static design of the T80C5112 allows to reduce system power consumption by bringing the clock frequency down to any value, even DC, without loss of data. The T80C5112 has 3 software-selectable modes of reduced activity for further reduction in power consumption. In the idle mode the CPU is frozen while the peripherals are still operating. In the quiet mode, the A/D converter only is operating. In the power-down mode the RAM is saved and all other functions are inoperative. Two oscillators source, crystal and RC, provide a versatile power management. The T80C5112 is proposed in 48/52 pin count packages with Port 0 and Port 2 (address / data busses).
2. Features
*
* 80C51 Compatible Five I/O ports * Two 16-bit timer/counters * 256 bytes RAM 8Kbytes ROM/OTP program memory with 64 bytes encryption array and 3 security levels. Crystal or ceramic oscillator with hardware set up (32 KHz or 33/40 MHz) * Internal RC oscillator (12 MHz) * Programmable prescaler * Active oscillator during reset defined by hardware set up * Timer 0 subclock mode for Real Time Clock. Programmable counter array with High speed output, Compare / Capture, Pulse Width Modulation and Watchdog timer capabilities *
* *
*
High-Speed Architecture 33MHz @ 5V (66 MHz equivalent) * 20MHz @ 3V (40 MHz equivalent) * X2 Speed Improvement capability (6 clocks/ machine cycle) 10-bit, 8 channels A/D converter
* *
*
Interrupt Structure with: 8 Interrupt sources, * 4 interrupt priority levels Power Control modes:
* * * * * * *
Hardware Watchdog Timer with integrated low power oscillator (20m A) and Reset-Out
*
*
Programmable I/O mode: standard C51, input only, push-pull, open drain. Asynchronous port reset, Power On Reset Full duplex Enhanced UART with baud rate generator SPI, master/slave mode Dual system clock
* * *
Idle mode * Power-down mode * Power-off Flag, Power fail detect, Power on Reset Power supply: 2.7 to 5.5V Temperature ranges: Commercial (0 to 70C) and Industrial (-40 to 85 C), optionnal extented Package:LQFP48 (body 7*7*1.4mm), PLCC52
Rev. B - November 10, 2000
1
Preliminary
T80C5112
3. Block Diagram
CEX0-4 ECI MISO MOSI SPSCK SS (3) (3) (3) (3) RxD TxD Vcc Vss
(2) (2) (2) XTAL1 (2) XTAL2
Xtal Osc
(1) (1)
EUART BRG
RAM 256 x8
ROM /OTP
PCA SPI
8 K *8
Watch Dog
RC Osc
C51 CORE
RC Osc
IB-bus
CPU
RST EA ALE PSEN
Timer 0 Timer 1
INT Ctrl
Vref generator
A/D Converter
Parallel I/O Ports Port 1 Port 3 Port 4 Port 0
Port 2
INT1
INT0
AIN0-7
(2) Vpp
(2) (3) T0 T1
(2) (3) Vref
(3) P1 P3 P4 P0 P2
(1): Alternate function of Port 1 (2): Alternate function of Port 3 (3): Alternate function of Port 4
2
Rev. B - November 10, 2000
Preliminary
T80C5112
4. alias SFR Mapping
The Special Function Registers (SFRs) of the T80C5112 belongs to the following categories: * * * * * * * * * * C51 core registers: ACC, B, DPH, DPL, PSW, SP, AUXR, AUXR1 I/O port registers: P0, P1, P2, P3, P4, P1M1, P1M2, P3M1, P3M2, P4M1, P4M2 Timer registers: TCON, TH0, TH1, TMOD, TL0, TL1 Serial I/O port registers: SADDR, SADEN, SBUF, SCON, BRL, BDRCON Power and clock control registers: CKCON0, CKCON1, OSCCON, CKSEL, PCON, CKRL Interrupt system registers: IE, IE1, IPL0, IPL1, IPH0, IPH1 WatchDog Timer: WDTRST, WDTPRG SPI: SPCON, SPSTA, SPDAT PCA: CCAP0L, CCAP1L, CCAP2L, CCAP3L, CCAP4L, CCAP0H, CCAP1H, CCAP2H, CCAP3H, CCAP4H, CCAPM0, CCAPM1, CCAPM2, CCAPM3, CCAPM4, CL, CH, CMOD, CCON ADC: ADCCON, ADCCLK, ADCDATH, ADCDATL, ADCF Table 1. SFR Addresses and Reset Values
0/8 F8h F0h E8h E0h D8h D0h C8h C0h B8h B0h A8h A0h 98h 90h 88h 80h P4 1111 1111 IPL0 0000 0000 P3 1111 1111 IE0 0000 0000 P2 1111 1111 SCON 0000 0000 P1 1111 1111 TCON 0000 0000 P0 1111 1111 0/8 TMOD 0000 0000 SP 0000 0111 1/9 TL0 0000 0000 DPL 0000 0000 2/A TL1 0000 0000 DPH 0000 0000 3/B 4/C TH0 0000 0000 TH1 0000 0000 AUXR XXXXXXX0 SBUF XXXX XXXX SADEN 0000 0000 IE1 0000 0000 SADDR 0000 0000 AUXR1 XXXXXXX0 BRL 0000 0000 BDRCON 0000 0000 CKRL 1111 1111 CKCON0 X000X000 PCON 00X1 0000 7/F WDRST 0000 0000 IPL1 0000 0000 IPH1 0000 0000 IPH0 X000 0000 SPCON 0001 0100 SPSTA SPDAT XXXXXXXX XXXX XXXX ACC 0000 0000 CCON 00X0 0000 PSW 0000 0000 CMOD X000 0000 B 0000 0000 CL 0000 0000 1/9 CH 0000 0000 2/A 3/B 4/C 5/D 6/E 7/F FFh F7h CONF 1111 111X EFh E7h CCAPM4 X000 0000 P4M1 0000 0000 DFh D7h CFh C7h BFh B7h CCAP0H CCAP1H CCAP2H CCAP3H CCAP4H XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX ADCLK 0000 0000 ADCON 0000 0000 ADDL XXXXXX00 ADDH 0000 0000 ADCF 0000 0000
CCAP0L CCAP1L CCAP2L CCAP3L CCAP4L XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX XXXX P1M2 0000 0000 CCAPM0 00XX X000 CCAPM1 X000 0000 P3M2 0000 0000 CCAPM2 X000 0000 P1M1 0000 0000 P4M2 0000 0000 CCAPM3 X000 0000 P3M1 0000 0000
CKCON1 AFh XXXX XXX0 WDTPRG 0000 0000 A7h 9Fh 97h 8Fh 87h
CKSEL OSCCON XXXX XXXC XXXX XXCC 5/D 6/E
Notes: "C", value defined by the configuration byte, see Section OConfiguration byteO, page 11
Rev. B - November 10, 2000
3
Preliminary
T80C5112
5. Pin Configuration
P4.6/AIN6/SPSCK P4.4/AIN4/MISO P4.5/AIN5/MOSI P4.3/AIN3/INT1 P4.2/AIN2/SS P4.1/AIN1/T1
P4.7/AIN7
P1.0/WR
RST
48 47 46 45 44 43 42 41 40 39 38 37
VREF VSS + AVSS P2.7 P2.6 P2.5 P2.4 P2.3 V2.2 VCC + AVCC P2.1 P2.0 P3.7 1 2 3 4 5 6 7 8 9 10 11 12 36 35 34 33 P3.0/RxD P3.1/TxD P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P1.2/ECI P1.3/CEX0
EA
P1.1/RD
P4.0/AIN0
LQFP48
7*7*1.4 mm
32 31 30 29 28 27 26 25
13 14 15 16 17 18 19 20 21 22 23 24
XTAL1/P3.4 P1.7/CEX4 P1.6/CEX3 ALE
P3.2/INT0 P1.5/CEX2
XTAL2/P3.5
P4.6/AIN6/SPSCK
P4.5/AIN5/MOSI
P4.4/AIN4/MISO
P4.3/AIN3/INT1
P4.2/AIN2/SS
P1.4/CEX1
P3.3/T0
PSEN
VPP P3.6
P4.1/AIN1/T1
P4.7/AIN7
7 6 5 4 3 2 1 52 51 50 49 48 47
VSS AVSS P2.7 P2.6 P2.5 P2.4 P2.3 P2.2 AVCC + VCC P2.1 P2.0 P3.7 VPP
P4.0/AIN0
P1.0/WR
P1.1/RD
VREF
RST
EA
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
P3.4 P1.7/CEX4 P1.6/CEX3 ALE P3.2/INT0 P1.5/CEX2 P1.4/CEX1 P3.3/T0 P3.6 P3.5 XTAL2 XTAL1 PSEN
46 45 44 43 42 41 40 39 38 37 36 35 34
NIC P3.0/RxD P3.1/TxD P0.0 P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P1.2/ECI P1.3/CEX0
PLCC52
*NIC: No Internal Connection
4
Rev. B - November 10, 2000
Preliminary
T80C5112
PIN NUMBER
MNEMONIC LQFP 48
VSS VCC AVSS AVCC VREF VPP X X X X X X
TYPE
NAME AND FUNCTION
PLCC 52
X X X I I I I I I I/O Ground: 0V reference.
Power Supply: This is the power supply voltage for normal, idle and powerdown operation. Analog Ground: 0V reference. Analog Power Supply: This is the power supply voltage for normal and idle operation of the A/D VREF : A/D converter positive reference input. Vpp : Programming Supply Voltage: This pin also receives the 12V programming pulse which will start the EPROM programming and the manufacturer test modes. Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. Alternate functions for Port 1 include: WR (P1.0): External data memory write strobe RD (P1.1): External data memory readstrobe ECI (P1.2): External Clock for the PCA CEX0 (P1.3): Capture/Compare External I/O for PCA module 0 CEX1 (P1.4): Capture/Compare External I/O for PCA module 1 CEX2 (P1.5): Capture/Compare External I/O for PCA module 2 CEX3 (P1.6): Capture/Compare External I/O for PCA module 3 CEX4 (P1.7): Capture/Compare External I/O for PCA module 4 Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. P3.4 and P3.5 are valid I/O pins only when the T80C5112 is using the internal RC oscillator, OSCB. P3.6 is an input only pin Port 3 also serves the special features of the 80C51 family, as listed below. RXD (P3.0): Serial input port TXD (P3.1): Serial output port INT0 (P3.2): External interrupt 0 T0 (P3.3): Timer 0 external input XTAL1 (P3.4): Input to the inverting oscillator amplifier and input to the internal clock generator circuits, selected by hardware set upa XTAL2 (P3.5): Output from the inverting oscillator amplifier, selected by hardware set up Port 4: Port 4 is an 8-bit bidirectional I/O port. Each bit can be set as pure CMOS input or as push-pull output. Port 4 is also the input port of the Analog to digital converter and used for oscillator and reset. AIN0 (P4.0): A/D converter input 0 AIN1 (P4.1): A/D converter input 1 T1: Timer 1 external input AIN2 (P4.2): A/D converter input 2 SS: Slave select input of the SPI controller
P1.0-P1.7
X
X
I/O I/O I/O I/O I/O I/O I/O I/O P3.0-P3.7 X X I/O
I/O I/O I/O I/O I/O I/O
P4.0-P4.7
X
X
I/O
I/O I/O I/O
Rev. B - November 10, 2000
5
Preliminary
T80C5112
I/O I/O I/O I/O I/O P0.0-P0.7 X X I/O AIN3 (P4.3): A/D converter input 3 INT1: External interrupt 1 AIN4 (P4.4): A/D converter input 4 MISO: Master IN, Slave OUT of the SPI controller AIN5 (P4.5): A/D converter input 5 MOSI: Master OUT, Slave IN of the SPI controller AIN6 (P4.6): A/D converter input 6 SPSCK: Clock I/O of the SPI controlle AIN7 (P4.7): A/D converter input 7 Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them oat and can be used as high impedance inputs. Port 0 is also the multiplexed low-order address and data bus during access to external program and data memory. In this application, it uses strong internal pull-up when emitting 1s. Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 2 pins that are externally pulled low will source current because of the internal pull-ups. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR).In this application, it uses strong internal pull-ups emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 emits the contents of the P2 SFR. RST: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to VSS permits a power-on reset using only an external capacitor to VCC. If the hardware watchdog reaches its time-out, the reset pin becomes an output during the time the internal reset is activated. Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 (1/3 in X2 mode) the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFROs AUXR.0 bit. With this bit set, ALE will be inactive during internal fetches. Program Store ENable: The read strobe to external program memory. When executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 1FFFH . If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 1FFFH. EA must be held low for ROMless devices. If security level 1 is programmed, EA will be internally latched on Reset. XTAL1 : Input to the inverting oscillator amplifier and input to the internal clock generator circuits, selected by hardware set upb XTAL2 : Output from the inverting oscillator amplifier, selected by hardware set up
P2.0-P2.7
X
X
I/O
RST
X
X
I
ALE
X
X
O
PSEN
X
X
O
EA
X
X
I
XTAL1 XTAL2
X X
I O
a. Hardware set up : +Configuration bits programmed with the code for ROM version +Configuration bits for EPROM version b. Hardware set up : +Configuration bits programmed with the code for ROM version +Configuration bits for EPROM version
6
Rev. B - November 10, 2000
Preliminary
T80C5112
6. Clock system
6.1. Overview
The T80C5112 oscillator system provides a reliable clocking system with full mastering of speed versus CPU power trade off. Several clocks sources are possible:
* * * * *
External clock input High speed crystal or ceramic oscillator Low speed crystal oscillator Integrated high speed RC oscillator The low speed RC oscillator of the watchdog is a backup clocking source when no clock are selected in active or idle modes.
The selected clock source can be divided by 2-512 before clocking the CPU and the peripherals. When X2 function is set, the CPU need 6 clock periods per cycle. Active oscillator at reset is defined by bits in a configuration byte programmed on an OTP programmer or by metal mask. Clocking is controlled by several SFR registers : OSCON, CKCON0, CKCON1, CKRL.
6.2. Blocks description
The T80C5112 includes the following oscillators:
* * *
Crystal oscillator, with two possible gains optimized for 32 kHz or 33 MHz. Integrated high speed RC oscillator, with typical frequency of 12 MHz Integrated low speed, low power RC oscillator, with typical frequency of 200 kHz; this oscillator is used to clock the hardware watchdog and as back up oscillator when the CPU receives no clock signal in active or idle modes.
6.2.1. Crystal oscillator : OSCA
The crystal oscillator uses two external pins, XTAL1 for input and XTAL2 for output. XT_SP in configuration byte allows to select between two possible gains optimized for 32 kHz or 33 MHz. Both crystal and ceramic resonnators can be used. OSCAEN in OSCCON register is an enable signal for the crystal oscillator or the external oscillator input. When the crystal oscillator is not selected, XTAL1 can be used as a standard C51 I/O port, and X2 can be used as a standard C51 I/O port.
6.2.2. Integrated high speed RC oscillator : OSCB
The high speed RC oscillator do not need any external component; its typical frequency is 12 MHz. Note that the on chip oscillator has a +-25% frequency tolerance and for that reason may not be suitable for use in some applications. OSCBEN in OSCCON register is an enable signal for the high speed RC oscillator.
Rev. B - November 10, 2000
7
Preliminary
T80C5112
6.2.3. Integrated low speed, low power RC oscillator : OSCC
The low speed, low power RC oscillator is used to clock the hardware watchdog and do not need any external component; its typical frequency is 200 kHz. This oscillator is also used as back up oscillator when the CPU receive no clock signal in active or idle modes. RCLF_OFF is the configuration bit used to switch on or off the low speed RC oscillator. Note that the on chip oscillator has a +-25% frequency tolerance and for that reason may not be suitable for use in some applications.
6.2.4. Clock selector
CKS bit in CKS register is used to select from crystal to RC oscillator. OSCBEN bit in OSCCON register is used to enable the RC oscillator. OSCAEN bit in OSCCON register is used to enable the crystal oscillator or the external oscillator input. If both oscillators are disabled, the low speed oscillator, OSCC is used as a backup source for the CPU and the peripherals. This feature provides a stand alone low frequency mode which can be activated when needed.
6.2.5. Clock prescaler
Before supplying the CPU and the peripherals, the main clock is divided by a factor to 2 to 512, as defined by the CKRL register. The CPU needs from 12 to 256*12 clock periods per instruction. This allows: * * To accept any cyclic ratio to be accepted on XTAL1 input. To reduce the CPU power consumption.
The X2 bit allows to bypass the clock prescaler ; in this case, the CPU need only 6 clock periods per machine cycle. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%
8
Rev. B - November 10, 2000
Preliminary
T80C5112
6.3. Functional Block diagram
Timer 0 clock
:128
ResetB XT_SP Reload
Sub Clock
Ckrl
1 0
WD clock
Xtal1
Xtal2
OSCAEN OSCBEN PwdOsc CKS
Xtal_Osc OSCA
1 0
A/D clock
Mux + Filter
OscOut
8-bit Prescaler-Divider
0 1 1 0
CkAdc
RCLF_OFF
CkOut
Peripherals clock
CkIdle
RC_Osc OSCB
X2 PwdRC RCLF_Osc OSCC
OSCBEN
Quiet Pwd Idle
Cpu clock
Ck
OSCAEN
RCLF_OFF
Figure 1. Functional block diagram
6.4. Operating modes
6.4.1. Reset :
*
An hardware RESET select Xtal_Osc or RC_Osc depending on the RST_OSC configuration bit
6.4.2. Functional modes :
6.4.2.1. NORMAL MODES :
*
* *
CPU and Peripherals clock depend on the software selection using CKCON0, CKCON1, CKSEL and CKRL registers CKS bit selects either Xtal_Osc or RC_Osc CKRL register determines the frequency of the selected clock, unless X2 bit is set. In this case the prescaler/divider is not used, so CPU core needs only 6-clock period per machine cycle. According to the value of the peripheral X2 individual bit, each peripherals need 6 or 12 clock period per instructions. It is always possible to switch dynamicaly by software from Xtal_Osc to RC_Osc, and vice versa by changing CKS bit, a synchronization cell allowing to avoid any spike during transition. *
Rev. B - November 10, 2000
9
Preliminary
T80C5112
6.4.2.2. IDLE MODES :
* *
* * * * * *
IDLE modes are achieved by using any instruction that writes into PCON.0 sfr IDLE modes A and B depend on previous software sequence, prior to writing into PCON.0 register : IDLE MODE A : Xtal_Osc is running (OSCAEN = 1) and selected (CKS = 1) IDLE MODE B : RC_Osc is running (OSCBEN = 1) and selected (CKS = 0) The unused oscillator Xtal_Osc or RC_Osc can be stopped by software by clearing OSCAEN or OSCBEN respectively. Exit from IDLE mode is acheived by Reset, or by activation of an enabled interrupt. In both case, PCON.0 is cleared by hardware. Exit from IDLE modes will leave the ocillators control bits OSCAEN, OSCBEN and CKS unchanged.
6.4.2.3. POWER DOWN MODES :
* *
* *
POWER DOWN modes are achieved by using any instruction that writes into PCON.1 sfr Exit from POWER DOWN mode is acheived either by an harware Reset, by an external interruption. By RST signal : The CPU will restart in the mode defined by RST_OSC. By INT0 or INT1 interruptions, if enabled. The ocillators control bits OSCAEN, OSCBEN and CKS will not be changed, so the selected oscillator before entering into Power-down will be activated.
RCLF PD
0 X 0 0 X 0 0 0 1
IDLE
0 X 0 0 X 0 1 1 X
CKS
1 1 1 0 0 0 1 0 X
OSCBEN OSCAEN _OFF
X X 0 1 0 0 X 1 X 1 0 0 X X 0 1 X 1 X 1 0 X 1 0 X X 0
Selected Mode
NORMAL MODE A INVALID RESCUE MODE NORMAL MODE B, INVALID RESCUE MODE IDLE MODE A IDLE MODE B
Comment
OSCA: XTAL clock no active clock OSCC: Low speed RC clock active OSCB: high speed RC clock
OSCC: Low speed RC clock active The CPU is off, OSCA supplies the peripherics The CPU is off, OSCB supplies the peripherics
POWER DOWN MODE The CPU and peripherics are off, but with WD OSCC is still running for WD The CPU is off, OSCA and OSCB are TOTAL POWER DOWN stopped OSCC is stopped
1
X
X
X
X
1
6.4.2.4. Prescaler Divider :
*
*
An hardware RESET selects the prescaler divider : CKRL = FFh: internal clock = OscOut / 2 (Standard C51 feature) * X2 = 0, * SEL_OSC signal selects Xtal_Osc or RC_Osc, depending on the value of the RST_OSC configuration bit. After Reset, any value between FFh down to 00h can be written by software into CKRL sfr in order to divide frequency of the selected oscillator:
*
* *
CKRL = 00h : minimum frequency = OscOut / 512 CKRL = FFh : maximum frequency = OscOut / 2
10
Rev. B - November 10, 2000
Preliminary
T80C5112
*
A software instruction which set X2 bit desactivates the precaler/divider, so the internal clock is either Xtal_Osc or RC_Osc depending on SEL_OSC bit.
6.5. Timer 0 : Clock Inputs
CkIdle T0 pin Sub Clock
:6
0 1
Control
C/T
Timer 0
0 1
TMOD SCLKT0 OSCCON Gate INT0 TR0
Figure 2. Timer 0 : Clock Inputs The SCLKT0 bit in OSCCON register allows to select Timer 0 Subsidiary clock. This allow to perform a Real Time Clock function.
SCLKT0 = 0 : Timer 0 uses the standard T0 pin as clock input ( Standard mode ) SCLKT0 = 1 : Timer 0 uses the special Sub Clock as clock input. When the subclock input is selected for Timer 0 and the crystal oscillator is selected for CPU and peripherals, the CKRL prescaler must be set to FF (division factor 2) in order to assure a proper count on Timer 0. With a 32 kHz crystal, the timer interrupt can be set from 1/256 to 256 seconds to perform a Real Time Clock (RTC) function. The power consumption will be very low as the CPU is in idle mode at 32 KHz most of the time. When more CPU power is needed, the internal RC oscillator is activated and used by the CPU and the others peripherals.
6.6. Registers
6.6.1. Configuration byte
The configuration byte is a special register. Its content is defined by the diffusion mask in the ROM version or is rerad or written by the OTP programmer in the OTP version. This register can also be accessed as a read only register.
CONF - Configuration byte (EFh) 7 LB1 Bit Number
7:5
6 LB2 Bit Mnemonic
-
5 LB3
4 RST_OSC
3 XT_SP
2 RST_EXT
1 OSCC_OFF
0
Description
Program memory lock bits See chapter program memory for the denition of these bits..
Rev. B - November 10, 2000
11
Preliminary
T80C5112
Bit Number
4
Bit Mnemonic
RST_OSC
Description
Selected oscillator at reset This bit is used to dene the value of some bits controlling the oscillator activity at reset: 1: The crystal oscillator is sectected and active 0: The RC oscillator is selected; it is also active if the WDRC is inactive. Crystal oscillator speed This bit is used to dene the performance of the crystal oscillator. 1: High speed, up to 33 MHz 0: Low speed, low power, optimised for 32 kHz. External Reset This bit denes the behavior of the P3.6/RST pin 1: P3.6/RST is the reset pin 0: P3.6/RST is an input pin Control for watchdog RC oscillator This bit is used to switch the watchdog RC oscillator and the watchdog source 1: WDRC oscillator is off; the watchdog is clocked by the main oscillator. 0: WDRC oscillator is on and clock the watchdog Reserved The value read from this bit is indeterminate. Do not reset this bit.
3
XT_SP
2
EXT_RST
1
OSCC_OFF
0
-
Initial value after erasing : 1111 111X
6.6.2. Clock control register
The clock control register is used to define the clock system behavior
OSCCON - Clock Control Register (86h) 7 6 5 Bit Number
7 6 5 4 3 2 SCLKT0 1 OSCBEN
4 -
3 -
2 SCLKT0
1 OSCBEN
0 OSCAEN
Bit Mnemonic
Reserved
-
Description
The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Sub Clock Timer0 Cleared by software to select T0 pin Set by software to select T0 Sub Clock Enable RC oscillator This bit is used to enable the high speed RC oscillator 0: The oscillator is disabled 1: The oscillator is enabled. Enable crystal oscillator This bit is used to enable the crystal oscillator 0: The oscillator is disabled 1: The oscillator is enabled.
0
OSCAEN
Reset Value = 0XXX X0 "RST_OSC" "RST_OSC" b Not bit addressable
12
Rev. B - November 10, 2000
Preliminary
T80C5112
6.6.3. Clock selection register
The clock selectionl register is used to define the clock system behavior
CKSEL - Clock Selection Register (85h) 7 6 5 Bit Number
7 6 5 4 3 2 1 0
4 -
3 Description
2 -
1 -
0 CKS
Bit Mnemonic
CKS Reserved
The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Active oscillator selection This bit is used to select the active oscillator 1: The crystal oscillator is selected 0: The high speed RC oscillator is selected.
Reset Value = XXXX XXX "RST_OSC" b Not bit addressable
6.6.4. Clock prescaler register
This register is used to reload the clock prescaler of the CPU and peripheral clock.
CKRL - Clock prescaler Register (97h) 7 6 5 4 M Bit Number
7:0
3
2
1
0
Bit Mnemonic
CKRL 0000 0000b: Division factor equal 512 1111 1111b: Division factor equal 2 M: Division factor equal 2*(256-M)
Description
Reset Value = 1111 1111b Not bit addressable
6.6.5. Clock control register
This register is used to control the X2 mode of the CPU and peripheral clock.
Table 2. CKCON0 Register
Rev. B - November 10, 2000
13
Preliminary
T80C5112
CKCON0 - Clock Control Register (8Fh) 7 6 5 Bit Number
7 6
4 SiX2
3 Description
2 T1X2
1 T0X2
0 X2
WdX2 Bit Mnemonic
WdX2
PcaX2
5
PcaX2
4
SiX2
3 2
T1X2
1
T0X2
0
X2
Reserved Watchdog clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. Programmable Counter Array clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. Enhanced UART clock (Mode 0 and 2) (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle. Reserved Timer1 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle Timer0 clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle CPU clock Clear to select 12 clock periods per machine cycle (STD mode) for CPU and all the peripherals. Set to select 6clock periods per machine cycle (X2 mode) and to enable the individual peripherals "X2" bits.
Reset Value = X000 0000b Not bit addressable Table 3. CKCON1 Register
CKCON1 - Clock Control Register 7 6 Bit Number
7 6 5 4 3 2 1 0
5 -
4 -
3 Description
2 -
1 BRGX2
0 SPIX2
Bit Mnemonic
SPIX2
Reserved Reserved Reserved Reserved Reserved Reserved Reserved SPI clock (This control bit is validated when the CPU clock X2 is set; when X2 is low, this bit has no effect) Clear to select 6 clock periods per peripheral clock cycle. Set to select 12 clock periods per peripheral clock cycle
Reset Value = XXXX XX00b Not bit addressable
14
Rev. B - November 10, 2000
Preliminary
T80C5112
7. Reset and Power Management
7.1. Introduction
The power monitoring and management can be used to supervise the Power Supply (VDD) and to start up properly when T80C5112 is powered up. It consists of the features listed below and explained hereafter:
* * * * * *
Power on Reset Power-Fail reset Power-Off flag Idle mode Power-Down mode Reduced EMI mode All these features are controlled by several registers, the Power Control register (PCON) and the Auxiliary register (AUXR) detailed at the end of this chapter.
AUX register not available on all versions.
7.2. Functional description
Figure 3 shows the block diagram of the possible sources of microcontroller reset.
Rev. B - November 10, 2000
15
Preliminary
T80C5112
RST pin*
Hardware WD
RST pin* RST_EXT CONF
PCA WD
Reset
set
POR
POF PCON
+24 Ck
5V
PFD
RSTD PCON
EN
Fail
CPU Clock
Figure 3. Reset sources
Notes: RST pin available only on 48 and 52 pins versions. Notes: RST pin available only on LPC versions.
7.3. Power-On Reset
The T80C5112 has a power on reset (POR) module which reset the chip during the initial power raise. The internal power on reset pulse duration is 24 clock periods of the CPU clock. The chip can also be reseted by the P3.6/ RST/Vpp pin provided the EXT_RST bit of the configuration byte is high. This module set the POF bit vhen Vcc is below the memory data retention voltage. The behavior or POR and PFD is shown on Figure 4.
7.4. Power-Fail Detector
The Power-Fail Detector (PFD) is controlled by RSTD bit in PCON register. The PFD is disabled upon reset. When enabled, the power supply is continuously monitored and an internal reset is generated(1) if VDD goes below VRST for at least 60 ns. If the power supply rises again over VRST+(2), the internal reset completes after 24 CPU clock periods. If RSTD is reset, the power supply monitoring is disabled.
16
Rev. B - November 10, 2000
Preliminary
T80C5112
In Power-Down mode, the PFD is automatically disabled; this avoids extra consumption and allows VDD reduction to VRET.
Note: 1. The internal reset is not propagated on the RST pin. 2 See AC/DC section for the specifications of Vrst. Caution: When VDD is reduced to VRET in Power-Down mode the VDD voltage is not accuratly monitored. In this case, RAM content may be damage if VDD goes below VRET and circuit behavior is unpredictable unless an external reset is applied. The POF bit can be used to verify if memory contains valid data.
VRST+ VRST VRET
<60ns
RSTVPP
>60ns
POR
PFD
RST
24 Ck
24 Ck
Figure 4. Power Fail Reset timing diagram
7.5. Power-Off Flag
When the power is turned off or fails, the data retention is not guaranteed. A Power-Off Flag (POF, see 7.6.1. ) allows to detect this condition. POF is set by hardware during a reset which follows a power-up or a power-fail. This is a cold reset. A warm reset is an external or a watchdog reset without power failure, hence which preserves the internal memory content and POF. To use POF, test and clear this bit just after reset. Then it will be set only after a cold reset.
Notes: When power supply monitoring is disabled (RSTD= 1 or in Power-Down mode), POF information is not delivered with the same accuracy. It is recommended to clear and not to take in account the POF value after exit from a power down mode with VDD reduction. Notes: The POF flag is set only if Vcc is lower below the memory data retention voltage. Hence, the PFD may detect a power fail while the POF bit is still valid.
Rev. B - November 10, 2000
17
Preliminary
T80C5112
7.6. Registers
7.6.1. PCON: Power configuration register
Table 4. PCON Register PCON (S:87h) Power conguration Register
7 SMOD1 6 SMOD0 5 RSTD 4 POF 3 GF1 2 GF0 1 PD 0 IDL
Bit Number
7
Bit Mnemonic
SMOD1
Description
Double Baud Rate bit Set to double the Baud Rate when Timer 1 is used and mode 1, 2 or 3 is selected in SCON register. SCON Select bit When cleared, read/write accesses to SCON.7 are to SM0 bit and read/write accesses to SCON.6 are to SM1 bit. When set, read/write accesses to SCON.7 are to FE bit and read/write accesses to SCON.6 are to OVR bit. SCON is Serial Port Control register. Reset Detector Disable bit Clear to disable the Power-Fail detector. Set to enable the Power-Fail detector. Power-Off flag Set by hardware when VDD rises above VRET+ to indicate that the Power Supply has been set off. Must be cleared by software. General Purpose flag 1 One use is to indicate wether an interrupt occurred during normal operation or during Idle mode. General Purpose flag 0 One use is to indicate wether an interrupt occurred during normal operation or during Idle mode. Power-Down Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Power-Down mode. If IDL and PD are both set, PD takes precedence. Idle Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Idle mode. If IDL and PD are both set, PD takes precedence.
6
SMOD0
5
RSTD
4 3 2
POF GF1 GF0
1
PD
0
IDL
Reset Value= 0000 0000b
7.7. Port pins
The value of port pins in the different operating modes is shown on the figure below. Table 5. Pin Conditions in Special Operating Modes
Mode
Reset Idle Power-Down
Program Memory
DonOt care Internal Internal
Port 1 pins
Weak High Data Data
Port 3 pins
Weak High Data Data
Port 4 pins
Weak High Data Data
18
Rev. B - November 10, 2000
Preliminary
T80C5112
7.8. Reduced EMI mode
The ALE signal is used to demultiplex address and data buses on port 0 when used with external program or data memory. Nevertheless, during internal code execution, ALE signal is still generated. In order to reduce EMI, ALE signal can be disabled by setting AO bit. The AO bit is located in AUXR register at bit location 0. As soon as AO is set, ALE is no longer output but remains active during MOVX and MOVC instructions and external fetches. During ALE disabling, ALE pin is weakly pulled high.
Table 6. AUXR Register
AUXR - Auxiliary Register (8Eh) 7 Bit Number
7 6 5 4 3 2 1 0
6 Bit Mnemonic
AO Reserved
5 -
4 -
3 Description
2 -
1 -
0 AO
The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. ALE Output bit Clear to restore ALE operation during internal fetches. Set to disable ALE operation during internal fetches.
Reset Value = XXXX XXX0b Not bit addressable
Rev. B - November 10, 2000
19
Preliminary
T80C5112
8. Hardware Watchdog Timer
The WDT is intended as a recovery method in situations where the CPU may be subjected to software upset. The WDT consists of a 14-bit counter and the WatchDog Timer ReSeT (WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, it will increment every machine cycle ( 6 internal clock periods) and there is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). The T0 bit of the WDTPRG register is used to select the overflow after 10 or 14 bits. When WDT overflows, it will generate an internal reset. It will also drive an output RESET HIGH pulse at the emulator RST-pin. If the crystal oscillator is selected with whe low speed option (32kHz), the low speed RC oscillator must not be used. In this case the WDT will also use the low speed crystal oscillator.
8.1. Using the WDT
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH) or 1024 (1FFFH) and this will reset the device. When WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycle. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x TOSC , where TOSC = 1/FOSC . To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset. To have a more powerful WDT, a 27 counter has been added to extend the Time-out capability, ranking from 16ms to 2s @ FOSC = 12MHz and T0=0. To manage this feature, refer to WDTPRG register description, Table 8. (SFR0A7h).
Table 7. WDTRST Register
WDTRST Address (0A6h) 7
Reset value X
6
X
5
X
4
X
3
X
2
X
1
X
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.
20
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 8. WDTPRG Register
WDTPRG Address (0A7h) 7
T4
6
T3
5
T2
4
T1
3
T0
2
S2
1
S1
0
S0
Bit Number
7 6 5 4 3
Bit Mnemonic
T4 T3 T2 T1 T0 Reserved Do not try to set this bit.
Description
2 1 0
S2 S1 S0
WDT overow select bit 0 : Overow after 14 bits 1 : Overow after 10 bits WDT Time-out select bit 2 WDT Time-out select bit 1 WDT Time-out select bit 0 S2S1S0 000 001 010 011 100 101 110 111 S2S1 S0 000 001 010 011 100 101 110 111
Selected Time-out with T0=0 (214 - 1) machine cycles, 16.3 ms @ 12 MHz (215 - 1) machine cycles, 32.7 ms @ 12 MHz (216 - 1) machine cycles, 65.5 ms @ 12 MHz (217 - 1) machine cycles, 131 ms @ 12 MHz (218 - 1) machine cycles, 262 ms @ 12 MHz (219 - 1) machine cycles, 542 ms @ 12 MHz (220 - 1) machine cycles, 1.05 s @ 12 MHz (221 - 1) machine cycles, 2.09 s @ 12 MHz Selected Time-out with T0=1 (210 - 1) machine cycles, 60 ms @ 200 kHz (211 - 1) machine cycles, 120ms @ 200 kHz (212 - 1) machine cycles, 240ms @ 200 kHz (213 - 1) machine cycles, 480ms @ 200 kHz (214 - 1) machine cycles, 860ms @ 200 kHz (215 - 1) machine cycles, 1.7s @ 200 kHz (216 - 1) machine cycles, 3.4s @ 200 kHz (217 - 1) machine cycles, 6.8s @ 200 kHz
Reset value XXX0 0000 Write only register
8.1.1. WDT during Power Down and Idle
8.1.1.1. Power down and OSCC inactive In Power Down mode the oscillator stops, which means the WDT also stops. While in Power Down mode the user does not need to service the WDT. There are 2 methods of exiting Power Down mode: by a hardware reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware reset, servicing the WDT should occur as it normally should whenever the T80C5112 is reset. Exiting Power Down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reseted during the interrupt service routine. To ensure that the WDT does not overflow within a few states of exiting of powerdown, it is best to reset the WDT just before entering powerdown.
Rev. B - November 10, 2000
21
Preliminary
T80C5112
8.1.1.2. Power down and OSCC active In Power Down mode the low speed RC oscillator never stops. If the WDT is active before entering power down, the T80C5112 will be reseted once and will start executing the program code. The software may then decide to leave the WDT inactive. If the high speed RC oscillator is selected at reset, this mode may be used to periodically awake the T80C5112 and check for an external event while keeping the average consumption at a very low level. There are 2 methods of exiting Power Down mode: by a hardware or watchdog reset or via a level activated external interrupt which is enabled prior to entering Power Down mode. When Power Down is exited with hardware or watch dog reset, servicing the WDT should occur as it normally should whenever the T80C5112 is reset. Exiting Power Down with an interrupt is significantly different. As the WDT and interrupt are asynchronous events, the WDT may overflow within a few states of exiting of powerdown. To limit the probability of such an event, it is suggested that the WDT be reseted during the interrupt service routine. 8.1.1.3. Idle mode In the Idle mode, the oscillator continues to run. To prevent the WDT from resetting the T80C5112 while in Idle mode, the user should always set up a timer that will periodically exit Idle, service the WDT, and re-enter Idle mode.
22
Rev. B - November 10, 2000
Preliminary
T80C5112
9. Ports
The T80C5112 has 5 I/O ports, from port 0 to port 4.. The number of possible I/O on each package option is shown on Table 9. At least 39 pins of the T80C5112 may be used as I/Os when a two-pin external oscillator.
Table 9. Number of available I/O versus pin number
48
Supply pins I/O Inputs Maximun I/O count 2 39 1 40
52
3 39 1 40
All port1, port3 and port4 I/O port pins on the T80C5112 may be software configured to one of four types on a bit-by-bit basis, as shown in Table 10. These are: quasi-bidirectional (standard 80C51 port outputs), push-pull, open drain, and input only. Two configuration registers for each port choose the output type for each port pin.
Table 10. Port Output Configuration settings using PxM1 and PxM2 registers
PxM1.y bit
0 0 1 1
PxM2.y bit
0 1 0 1
Port Output Mode
Quasi bidirectional Push-Pull Input Only (High Impedance) Open Drain
9.1. Ports types
9.1.1. Quasi-Bidirectional Output Configuration
The default port output configuration for standard T80C5112 I/O ports is the quasi-bidirectional output that is common on the 80C51 and most of its derivatives. This output type can be used as both an input and output without the need to reconfigure the port. This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device to pull the pin low. When the pin is pulled low, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes. One of these pull-ups, called the "very weak" pull-up, is turned on whenever the port latch for the pin contains a logic 1. The very weak pullup sources a very small current that will pull the pin high if it is left floating. A second pull-up, called the "weak" pull-up, is turned on when the port latch for the pin contains a logic 1 and the pin itself is also at a logic 1 level. This pull-up provides the primary source current for a quasi-bidirectional pin that is outputting a 1. If a pin that has a logic 1 on it is pulled low by an external device, the weak pull-up turns off, and only the very weak pullup remains on. In order to pull the pin low under these conditions, the external device has to sink enough current to overpower the weak pull-up and take the voltage on the port pin below its input threshold. The third pull-up is referred to as the "strong" pull-up. This pull-up is used to speed up low-to-high transitions on a quasi-bidirectional port pin when the port latch changes from a logic 0 to a logic 1. When this occurs, the strong pull-up turns on for a brief time, two CPU clocks, in order to pull the port pin high quickly. Then it turns off again. The quasi-bidirectional port configuration is shown in Figure 5. Rev. B - November 10, 2000 23
Preliminary
T80C5112
2 CPU CLOCK DELAY
P Strong
P
Very Weak
P Weak
Pin Port latch Data
N
Input Data
Figure 5. Quasi-Bidirectional Output
9.1.2. Open Drain Output Configuration
The open drain output configuration turns off all pull-ups and only drives the pull-down transistor of the port driver when the port latch contains a logic 0. To be used as a logic output, a port configured in this manner must have an external pull-up, typically a resistor tied to Vdd. The pull-down for this mode is the same as for the quasibidirectional mode. The open drain port configuration is shown in Figure 6.
Pin Port latch Data
N
Input Data
Figure 6. Open Drain Output
9.1.3. Push-Pull Output Configuration
The push-pull output configuration has the same pull-down structure as both the open drain and the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port latch contains a logic 1. The push-pull mode may be used when more source current is needed from a port output. The push-pull port configuration is shown in Figure 7.
24
Rev. B - November 10, 2000
Preliminary
T80C5112
P Strong
Pin Port latch Data
N
Input Data
Figure 7. Push-Pull Output
9.1.4. Input only Configuration
The input only configuration is a pure input with neither pull-up nor pull-down. The input only configuration is shown in Figure 7.
Input Data Pin
Figure 8. Input only
9.2. Ports description
9.2.1. Ports P1, P3 and P4
Every output on the T80C5112 may potentially be used as a 20 mA sink LED drive output. However, there is a maximum total output current for all ports which must not be exceeded. All ports pins of the T80C5112 have slew rate controlled outputs. This is to limit noise generated by quickly switching output signals. The slew rate is factory set to approximately 10 ns rise and fall times. The inputs of each I/O port of the T80C5112 are TTL level Schmitt triggers with hysteresis.
9.2.2. Ports P0 and P2
High pin count version of the T80C5112 have standard address and data ports P0 and P2. These ports are standard C51 ports (Quasi-bidirectional I/O). The control lines are provided on the pins : ALE, PSEN, EA, Reset; RD and WR signals are on the bits P1.1 and P1.0 .
Rev. B - November 10, 2000
25
Preliminary
T80C5112
9.3. Registers
Table 11. P1M1 Register
P1M1 Address (D4h) 7 P1M1.7 Bit Number
7:0
6 P1M1.6 Bit Mnemonic
P1M1.x
5 P1M1.5
4 P1M1.4
3 P1M1.3
2 P1M1.2
1 P1M1.1
0 P1M1.0
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 00XX Table 12. P1M2 Register
P1M2 Address (E2h) 7 P1M2.7 Bit Number
7:0
6 P1M2.6 Bit Mnemonic
P1M2.x
5 P1M2.5
4 P1M2.4
3 P1M2.3
2 P1M2.2
1 P1M2.1
0 P1M2.0
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 00XX Table 13. P3M1 Register
P3M1 Address (D5h) 7 P3M1.7 Bit Number
7:0
6 P3M1.6 Bit Mnemonic
P3M1.x
5 P3M1.5
4 P3M1.4
3 P3M1.3
2 P3M1.2
1 P3M1.1
0 P3M1.0
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 0000 Table 14. P3M2 Register
P3M2 Address (E4h) 7 P3M2.7 Bit Number
7:0
6 P3M2.6 Bit Mnemonic
P3M2.x
5 P3M2.5
4 P3M2.4
3 P3M2.3
2 P3M2.2
1 P3M2.1
0 P3M2.0
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 0000 Table 15. P4M1 Register
P4M1 Address (D6h) 7 P4M1.7 6 P4M1.6 5 P4M1.5 4 P4M1.4 3 P4M1.3 2 P4M1.2 1 P4M1.1 0 P4M1.0
26
Rev. B - November 10, 2000
Preliminary
T80C5112
Bit Number
7:0
Bit Mnemonic
P4M1.x
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 0000 Table 16. P4M2 Register
P4M2 Address (E5h) 7 P4M2.7 Bit Number
7: 0
6 P4M2.6 Bit Mnemonic
P4M2.x
5 P4M2.5
4 P4M2.4
3 P4M2.3
2 P4M2.2
1 P4M2.1
0 P4M2.0
Description
Port Output configuration bit See Table 10. for conguration denition
Reset value 0000 0000
Rev. B - November 10, 2000
27
Preliminary
T80C5112
10. Dual Data Pointer Register Ddptr
The additional data pointer can be used to speed up code execution and reduce code size in a number of ways. The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 (See Table 17.) that allows the program code to switch between them (Refer to Figure 9).
External Data Memory
7
0 DPS
DPTR1 DPTR0
AUXR1(A2H)
DPH(83H) DPL(82H)
Figure 9. Use of Dual Pointer
28
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 17. AUXR1: Auxiliary Register 1
7 Bit Number
7 6 5 4 3 2 1 0
6 Bit Mnemonic
DPS Reserved
5 -
4 -
3 Description
2 -
1 -
0 DPS
The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Reserved The value read from this bit is indeterminate. Do not set this bit. Data Pointer Selection Clear to select DPTR0. Set to select DPTR1.
User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new feature. In that case, the reset value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
Application
Software can take advantage of the additional data pointers to both increase speed and reduce code size, for example, block operations (copy, compare, search ...) are well served by using one data pointer as a OsourceO pointer and the other one as a "destination" pointer.
Rev. B - November 10, 2000
29
Preliminary
T80C5112
ASSEMBLY LANGUAGE ; Block move using dual data pointers ; Destroys DPTR0, DPTR1, A and PSW ; note: DPS exits opposite of entry state ; unless an extra INC AUXR1 is added ; 00A2 AUXR1 EQU 0A2H ; 0000 909000MOV DPTR,#SOURCE ; address of SOURCE 0003 05A2 INC AUXR1 ; switch data pointers 0005 90A000 MOV DPTR,#DEST ; address of DEST 0008 LOOP: 0008 05A2 INC AUXR1 ; switch data pointers 000A E0 MOVX A,@DPTR ; get a byte from SOURCE 000B A3 INC DPTR ; increment SOURCE address 000C 05A2 INC AUXR1 ; switch data pointers 000E F0 MOVX @DPTR,A ; write the byte to DEST 000F A3 INC DPTR ; increment DEST address 0010 70F6JNZ LOOP ; check for 0 terminator 0012 05A2 INC AUXR1 ; (optional) restore DPS INC is a short (2 bytes) and fast (12 clocks) way to manipulate the DPS bit in the AUXR1 SFR. However, note that the INC instruction does not directly force the DPS bit to a particular state, but simply toggles it. In simple routines, such as the block move example, only the fact that DPS is toggled in the proper sequence matters, not its actual value. In other words, the block move routine works the same whether DPS is '0' or '1' on entry. Observe that without the last instruction (INC AUXR1), the routine will exit with DPS in the opposite state.
30
Rev. B - November 10, 2000
Preliminary
T80C5112
11. Serial I/O Ports enhancements
The serial I/O ports in the T80C5112 are compatible with the serial I/O port in the 80C52. They provide both synchronous and asynchronous communication modes. They operate as Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates Serial I/O ports include the following enhancements:
* *
Framing error detection Automatic address recognition
11.1. Framing Error Detection
Framing bit error detection is provided for the three asynchronous modes (modes 1, 2 and 3). To enable the framing bit error detection feature, set SMOD0 bit in PCON register (See Figure 10).
SM0/FE
SM1
SM2
REN
TB8
RB8
TI
RI
SCON for UART (98h) (SCON_1 for UART_1 (C0h))
Set FE bit if stop bit is 0 (framing error) (SMOD0 = 1 for UART) SM0 to UART mode control (SMOD0 = 0 for UART)
SMOD1 SMOD0 POF GF1 GF0 PD IDL
PCON for UART (87h) (SMOD bits for UART_1 are located in BDRCON_1)
To UART framing error control
Figure 10. Framing Error Block Diagram When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register (See Table 18) bit is set. Software may examine FE bit after each reception to check for data errors. Once set, only software or a reset can clear FE bit. Subsequently received frames with valid stop bits cannot clear FE bit. When FE feature is enabled, RI rises on stop bit instead of the last data bit (See Figure 11. and Figure 12.).
RXD Start bit RI SMOD0=X FE SMOD0=1
D0 D1 D2 D3 D4 D5 D6 D7
Data byte Stop bit
Figure 11. UART Timings in Mode 1
Rev. B - November 10, 2000
31
Preliminary
T80C5112
RXD Start bit RI SMOD0=0 RI SMOD0=1 FE SMOD0=1
D0 D1 D2 D3 D4 D5 D6 D7 D8
Data byte Ninth Stop bit bit
Figure 12. UART Timings in Modes 2 and 3
11.2. Automatic Address Recognition
The automatic address recognition feature is enabled for each UART when the multiprocessor communication feature is enabled (SM2 bit in SCON register is set). Implemented in hardware, automatic address recognition enhances the multiprocessor communication feature by allowing the serial port to examine the address of each incoming command frame. Only when the serial port recognizes its own address, the receiver sets RI bit in SCON register to generate an interrupt. This ensures that the CPU is not interrupted by command frames addressed to other devices. If desired, you may enable the automatic address recognition feature in mode 1. In this configuration, the stop bit takes the place of the ninth data bit. Bit RI is set only when the received command frame address matches the deviceOs address and is terminated by a valid stop bit. To support automatic address recognition, a device is identified by a given address and a broadcast address.
NOTE: The multiprocessor communication and automatic address recognition features cannot be enabled in mode 0 (i.e. setting SM2 bit in SCON register in mode 0 has no effect).
11.2.1. Given Address
Each UART has an individual address that is specified in SADDR register; the SADEN register is a mask byte that contains donOt-care bits (defined by zeros) to form the deviceOs given address. The donOt-care bits provide the flexibility to address one or more slaves at a time. The following example illustrates how a given address is formed. To address a device by its individual address, the SADEN mask byte must be 1111 1111b. For example:
SADDR SADEN Given 0101 0110b 1111 1100b 0101 01XXb
The following is an example of how to use given addresses to address different slaves:
Slave A: SADDR SADEN Given SADDR SADEN Given SADDR SADEN Given 1111 0001b 1111 1010b 1111 0X0Xb 1111 0011b 1111 1001b 1111 0XX1b 1111 0010b 1111 1101b 1111 00X1b
Slave B:
Slave C:
32
Rev. B - November 10, 2000
Preliminary
T80C5112
The SADEN byte is selected so that each slave may be addressed separately. For slave A, bit 0 (the LSB) is a donOt-care bit; for slaves B and C, bit 0 is a 1. To communicate with slave A only, the master must send an address where bit 0 is clear (e.g. 1111 0000b). For slave A, bit 1 is a 1; for slaves B and C, bit 1 is a donOt care bit. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set (e.g. 1111 0011b). To communicate with slaves A, B and C, the master must send an address with bit 0 set, bit 1 clear, and bit 2 clear (e.g. 1111 0001b).
11.2.2. Broadcast Address
A broadcast address is formed from the logical OR of the SADDR and SADEN registers with zeros defined as donOt-care bits, e.g.:
SADDR 0101 0110b SADEN 1111 1100b Broadcast =SADDR OR SADEN 1111 111Xb
The use of donOt-care bits provides flexibility in defining the broadcast address, however in most applications, a broadcast address is FFh. The following is an example of using broadcast addresses:
Slave A: SADDR 1111 0001b SADEN 1111 1010b Broadcast 1111 1X11b, SADDR 1111 0011b SADEN 1111 1001b Broadcast 1111 1X11B, SADDR= 1111 0010b SADEN 1111 1101b Broadcast 1111 1111b
Slave B:
Slave C:
For slaves A and B, bit 2 is a donOt care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.
11.2.3. Reset Addresses
On reset, the SADDR and SADEN registers are initialized to 00h, i.e. the given and broadcast addresses are XXXX XXXXb (all donOt-care bits). This ensures that the serial port will reply to any address, and so, that it is backwards compatible with the 80C51 microcontrollers that do not support automatic address recognition.
11.3. Baud Rate Selection for UART for mode 1 and 3
The Baud Rate Generator for transmit and receive clocks can be selected separately via the T2CON and BDRCON registers.
Rev. B - November 10, 2000
33
Preliminary
T80C5112
TIMER1_BRG 0 1 / 16 Rx Clock
INT_BRG RBCK TIMER1_BRG 0 1 INT_BRG TBCK / 16 Tx Clock
Figure 13. Baud Rate selection
11.3.1. Baud Rate selection table for UART
TBCK
0 1 0 1
RBCK
0 0 1 1
Clock Source for UART Tx
Timer 1 INT_BRG Timer 1 INT_BRG
Clock Source UART Rx
Timer 1 Timer 1 INT_BRG INT_BRG
11.3.2. Internal Baud Rate Generator (BRG)
When the internal Baud Rate Generator is used, the Baud Rates are determined by the BRG overflow depending on the BRL reload value, the X2 bit in CKON0 register, the value of SPD bit (Speed Mode) in BDRCON register and the value of the SMOD1 bit in PCON register (for UART). :
SMOD1 /2 0 1 INT_BRG
Peripheral clock
/6
0 1
auto reload counter BRG overow BRL
SPD BRR
Figure 14. Internal Baud Rate Generator
34
Rev. B - November 10, 2000
Preliminary
T80C5112
*
for UART
Baud_Rate =
2SMOD1 x 2X2 x FXTAL 2 x 2 x 6(1-SPD) x 16 x [256 - (BRL)] 2SMOD1 x 2X2 x FXTAL 2 x 2 x 6(1-SPD) x 16 x Baud_Rate
(BRL) = 256 -
Example of computed value when X2=1, SMOD1=1, SPD=1
Baud Rates FXTAL = 16.384 MHz BRL Error (%) BRL FXTAL = 24MHz Error (%)
115200 57600 38400 28800 19200 9600 4800
247 238 229 220 203 149 43
1.23 1.23 1.23 1.23 0.63 0.31 1.23
243 230 217 204 178 100 -
0.16 0.16 0.16 0.16 0.16 0.16 -
Example of computed value when X2=0, SMOD1=0, SPD=0
Baud Rates FOSC = 16.384 MHz BRL Error (%) BRL FOSC = 24MHz Error (%)
4800 2400 1200 600
247 238 220 185
1.23 1.23 1.23 0.16
243 230 202 152
0.16 0.16 3.55 0.16
The baud rate generator can be used for mode 1 or 3 (refer to figures 13 ), but also for mode 0 for both UARTs, thanks to the bit SRC located in BDRCON register (Table 20)
11.4. UARTs registers
SADEN - Slave Address Mask Register for UART (B9h) 7 6 5 4 3 2 1 0
Reset Value = 0000 0000b
SADDR - Slave Address Register for UART (A9h) 7 6 5 4 3 2 1 0
Reset Value = 0000 0000b
Rev. B - November 10, 2000
35
Preliminary
T80C5112
SBUF - Serial Buffer Register for UART (99h) 7 6 5 4 3 2 1 0
Reset Value = XXXX XXXXb
BRL - Baud Rate Reload Register for the internal baud rate generator, UART UART(9Ah) 7 6 5 4 3 2 1 0
Reset Value = 0000 0000b
36
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 18. SCON Register
SCON - Serial Control Register for UART (98h) 7 FE/SM0 Bit Number
7
6 SM1 Bit Mnemonic
FE
5 SM2
4 REN
3 TB8 Description
2 RB8
1 TI
0 RI
SM0
6
SM1
Framing Error bit (SMOD0=1) for UART Clear to reset the error state, not cleared by a valid stop bit. Set by hardware when an invalid stop bit is detected. SMOD0 must be set to enable access to the FE bit Serial port Mode bit 0 (SMOD0=0) for UART Refer to SM1 for serial port mode selection. SMOD0 must be cleared to enable access to the SM0 bit Serial port Mode bit 1 for UART SM0 SM1 ModeDescriptionBaud Rate 0 0 0Shift RegisterFXTAL/12 (FXTAL/6 X2 mode) 0 1 18-bit UARTVariable 1 0 29-bit UARTFXTAL/64 or FXTAL/32 (FXTAL/32 or FXTAL/16 X2 mode) 1 1 39-bit UARTVariable Serial port Mode 2 bit / Multiprocessor Communication Enable bit for UART Clear to disable multiprocessor communication feature. Set to enable multiprocessor communication feature in mode 2 and 3, and eventually mode 1. This bit should be cleared in mode 0. Reception Enable bit for UART Clear to disable serial reception. Set to enable serial reception. Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3 for UART. Clear to transmit a logic 0 in the 9th bit. Set to transmit a logic 1 in the 9th bit. Receiver Bit 8 / Ninth bit received in modes 2 and 3 for UART Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1. In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used. Transmit Interrupt flag for UART Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other modes. Receive Interrupt flag for UART Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 11. and Figure 12. in the other modes.
5
SM2
4
REN
3
TB8
2
RB8
1
TI
0
RI
Reset Value = 0000 0000b Bit addressable
Rev. B - November 10, 2000
37
Preliminary
T80C5112
Table 19. PCON Register
PCON - Power Control Register (87h) 7 SMOD1 Bit Number
7 6
6 SMOD0 Bit Mnemonic
SMOD1 SMOD0
5 RSTD
4 POF
3 GF1 Description
2 GF0
1 PD
0 IDL
5
RSTD
4
POF
3
GF1
2
GF0
1
PD
0
IDL
Serial port Mode bit 1 for UART Set to select double baud rate in mode 1, 2 or 3. Serial port Mode bit 0 for UART Clear to select SM0 bit in SCON register. Set to to select FE bit in SCON register. Reset Detector Disable Bit Clear to disable PFD. Set to enable PFD. Power-Off Flag Clear to recognize next reset type. Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set by software. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. General purpose Flag Cleared by user for general purpose usage. Set by user for general purpose usage. Power-Down mode bit Cleared by hardware when reset occurs. Set to enter power-down mode. Idle mode bit Clear by hardware when interrupt or reset occurs. Set to enter idle mode.
Reset Value = 0001 0000b Not bit addressable Power-off flag reset value will be 1 only after a power on (cold reset). A warm reset doesnOt affect the value of this bit.
38
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 20. BDRCON Register
BDRCON - Baud Rate Control Register (9Bh) 7 Bit Number
7 6 5 4
6 Bit Mnemonic
BRR
5 -
4 BRR
3 TBCK Description
2 RBCK
1 SPD
0 SRC
3
TBCK
2
RBCK
1
SPD
0
SRC
Reserved The value read from this bit is indeterminate. Do not set this bit Reserved The value read from this bit is indeterminate. Do not set this bit Reserved The value read from this bit is indeterminate. Do not set this bit. Baud Rate Run Control bit Clear to stop the internal Baud Rate Generator. Set to start the internal Baud Rate Generator. Transmission Baud rate Generator Selection bit for UART Clear to select Timer 1 or Timer 2 for the Baud Rate Generator. Set to select internal Baud Rate Generator. Reception Baud Rate Generator Selection bit for UART Clear to select Timer 1 or Timer 2 for the Baud Rate Generator. Set to select internal Baud Rate Generator. Baud Rate Speed Control bit for UART Clear to select the SLOW Baud Rate Generator. Set to select the FAST Baud Rate Generator. Baud Rate Source select bit in Mode 0 for UART Clear to select FOSC/12 as the Baud Rate Generator (FOSC/6 in X2 mode). Set to select the internal Baud Rate Generator for UARTs in mode 0.
Reset Value = XXX0 0000b
Rev. B - November 10, 2000
39
Preliminary
T80C5112
12. Serial Port Interface (SPI)
12.1. Introduction
The Serial Peripheral Interface module (SPI) which allows full-duplex, synchronous, serial communication between the MCU and peripheral devices, including other MCUs.
12.2. Features
Features of the SPI module include the following: * * * * * * Full-duplex, three-wire synchronous transfers Master or Slave operation Eight programmable Master clock rates Serial clock with programmable polarity and phase Master Mode fault error flag with MCU interrupt capability Write collision flag protection
12.3. Signal Description
Figure 15 shows a typical SPI bus configuration using one Master controller and many Slave peripherals. The bus is made of three wires connecting all the devices:
MISO MOSI SCK SS
Slave 1
MISO MOSI SCK SS MISO MOSI SCK SS
VDD
Master
0 1 2 3 PORT MISO MOSI SCK SS
Slave 4
Slave 3
Slave 2
Figure 15. Typical SPI bus
The Master device selects the individual Slave devices by using four pins of a parallel port to control the four SS pins of the Slave devices.
12.3.1. Master Output Slave Input (MOSI)
This 1-bit signal is directly connected between the Master Device and a Slave Device. The MOSI line is used to transfer data in series from the Master to the Slave. Therefore, it is an output signal from the Master, and an input signal to a Slave. A byte (8-bit word) is transmitted most significant bit (MSB) first, least significant bit (LSB)last.
40
Preliminary
MISO MOSI SCK SS
Rev. B - November 10, 2000
T80C5112
12.3.2. Master Input Slave Output (MISO)
This 1-bit signal is directly connected between the Slave Device and a Master Device. The MISO line is used to transfer data in series from the Slave to the Master. Therefore, it is an output signal from the Slave, and an input signal to the Master. A byte (8-bit word) is transmitted most significant bit (MSB) first, least significant bit (LSB) last.
12.3.3. SPI Serial Clock (SCK)
This signal is used to synchronize the data movement both in and out the devices through their MOSI and MISO lines. It is driven by the Master for eight clock cycles which allows to exchange one byte on the serial lines.
12.3.4. Slave Select (SS)
Each Slave peripheral is selected by one Slave Select pin (SS). This signal must stay low for any message for a Slave. It is obvious that only one Master (SS high level) can drive the network. The Master may select each Slave device by software through port pins (Figure 15). To prevent bus conflicts on the MISO line, only one slave should be selected at a time by the Master for a transmission. In a Master configuration, the SS line can be used in conjunction with the MODF flag in the SPI Status register (SPSTA) to prevent multiple masters from driving MOSI and SCK (See Error conditions). A high level on the SS pin puts the MISO line of a Slave SPI in a high-impedance state. The SS pin could be used as a general purpose if the following conditions are met: * * The device is configured as a Master and the SSDIS control bit in SPCON is set. This kind of configuration can be found when only one Master is driving the network and there is no way that the SS pin will be pulled low. Therefore, the MODF flag in the SPSTA will never be set1. The Device is configured as a Slave with CPHA and SSDIS control bits set2. This kind of configuration can happen when the system comprises one Master and one Slave only. Therefore, the device should always be selected and there is no raison that the Master uses the SS pin to select the communicating Slave device.
12.3.5. Baud rate
In Master mode, the baud rate can be selected from a baud rate generator which is controled by three bits in the SPCON register: SPR2, SPR1 and SPR0. The Master clock is chosen from one of seven clock rates resulting from the division of the internal clock by 2, 4, 8, 16, 32, 64 or 128, or an external clock. Table 21 gives the different clock rates selected by SPR2:SPR1:SPR0: Table 21. SPI Master baud rate selection
SPR2:SPR1:SPR0
000 001 010 011 100 101 110 111
Clock Rate
FCkIdle /2 FCkIdle /4 FCkIdle / 8 FCkIdle/16 FCkIdle /32 FCkIdleH /64 FCkIdle /128 External clock
Baud rate divisor (BD)
2 4 8 16 32 64 128 Output of BRG
1. 2.
Clearing SSDIS control bit does not clear MODF. Special care should be taken not to set SSDIS control bit when CPHA = O0O because in this mode, theS is used to start the transmission. S
Rev. B - November 10, 2000
41
Preliminary
T80C5112
12.4. Functional Description
Figure 16 shows a detailed structure of the SPI module.
Internal Bus SPDAT IntClk Shift Register
7 6 5 4 3 2 1 0
Clock Divider
/2 /4 /8 /16 /32 /64 /128
Receive Data Register
Pin Control Logic M S
MOSI MISO
Clock Logic External Clk Clock Select
SCK SS
SPR2 SPEN SSDIS MSTR CPOL CPHA SPR1 SPR0
SPCON SPI Control
8-bit bus 1-bit signal
SPI Interrupt Request
SPSTA
SPIF WCOL MODF -
Figure 16. SPI Module Block Diagram
12.4.1. Operating Modes
The Serial Peripheral Interface can be configured as one of the two modes: Master mode or Salve mode. The configuration and initialization of the SPI module is made through one register: * * * * The Serial Peripheral CONtrol register (SPCON) SPCON The Serial Peripheral STAtus register (SPSTA) The Serial Peripheral DATa register (SPDAT) Once the SPI is configured, the data exchange is made using:
During an SPI transmission, data is simultaneously transmitted (shifted out serially) and received (shifted in serially). A serial clock line (SCK) synchronizes shifting and sampling on the two serial data lines (MOSI and MISO). A Slave Select line (SS) allows individual selection of a Slave SPI device; Slave devices that are not selected do not interfere with SPI bus activities. When the Master device transmits data to the Slave device via the MOSI line, the Slave device responds by sending data to the Master device via the MISO line. This implies full-duplex transmission with both data out and data in synchronized with the same clock (Figure 17). 42 Rev. B - November 10, 2000
Preliminary
T80C5112
8-bit Shift register MISO MOSI SPI Clock Generator SCK SS VDD MISO MOSI SCK SS VSS 8-bit Shift register
Master MCU
Slave MCU
Figure 17. Full-Duplex Master-Slave Interconnection 12.4.1.1. Master mode The SPI operates in Master mode when the Master bit, MSTR1, in the SPCON register is set. Only one Master SPI device can initiate transmissions. Software begins the transmission from a Master SPI module by writing to the Serial Peripheral Data Register (SPDAT). If the shift register is empty, the byte is immediately transferred to the shift register. The byte begins shifting out on MOSI pin under the control of the serial clock, SCK. Simultaneously, another byte shifts in from the Slave on the MasterOs MISO pin. The transmission ends when the Serial Peripheral transfer data flag, SPIF, in SPSTA becomes set. At the same time that SPIF becomes set, the received byte from the Slave is transferred to the receive data register in SPDAT. Software clears SPIF by reading the Serial Peripheral Status register (SPSTA) with the SPIF bit set, and then reading the SPDAT. When the pin SS is pulled down during a transmission, the data is interrupted and when the transmission is established again, the data present in the SPDAT is resent. 12.4.1.2. Slave mode The SPI operates in Slave mode when the Master bit, MSTR2, in the SPCON register is cleared. Before a data transmission occurs, the Slave Select pin, SS, of the Slave device must be set to O0O. must remain low until SS the transmission is complete. In a Slave SPI module, data enters the shift register under the control of the SCK from the Master SPI module. After a byte enters the shift register, it is immediately transferred to the receive data register in SPDAT, and the SPIF bit is set. To prevent an overflow condition, Slave software must then read the SPDAT before another byte enters the shift register3. A Slave SPI must complete the write to the SPDAT (shift register) at least one bus cycle before the Master SPI starts a transmission. If the write to the data register is late, the SPI transmits the data already in the shift register from the previous transmission.
12.4.2. Transmission Formats
Software can select any of four combinations of serial clock (SCK) phase and polarity using two bits in the SPCON: the Clock POLarity (CPOL4) and the Clock PHAse (CPHA4). CPOL defines the default SCK line level in idle state. It has no significant effect on the transmission format. CPHA defines the edges on which the input data are sampled and the edges on which the output data are shifted (Figure 18 and Figure 19). The clock phase and polarity should be identical for the Master SPI device and the communicating Slave device.
1. 2. 3. 4.
The SPI module should be configured as a Master before it is enabled (SPEN set). Also the Master SPI should be configured before the Slave SPI. The SPI module should be configured as a Slave before it is enabled (SPEN set). The maximum frequency of the SCK for an SPI configured as a Slave is the bus clock speed. Before writing to the CPOL and CPHA bits, the SPI should be disabled (SPEN = O0O).
Rev. B - November 10, 2000
43
Preliminary
T80C5112
SCK cycle number SPEN (internal)
1 2 3 4 5 6 7 8
SCK (CPOL = 0) SCK (CPOL = 1) MOSI (from Master) MISO (from Slave) SS (to Slave) Capture point
MSB MSB bit6 bit6 bit5 bit5 bit4 bit4 bit3 bit3 bit2 bit2 bit1 bit1 LSB LSB
Figure 18. Data Transmission Format (CPHA = 0)
SCK cycle number SPEN (internal) SCK (CPOL = 0) SCK (CPOL = 1) MOSI (from Master) MISO (from Slave) SS (to Slave) Capture point
1
2
3
4
5
6
7
8
MSB MSB
bit6 bit6
bit5 bit5
bit4 bit4
bit3 bit3
bit2 bit2
bit1 bit1
LSB LSB
Figure 19. Data Transmission Format (CPHA = 1) As shown in Figure 18, the first SCK edge is the MSB capture strobe. Therefore the Slave must begin driving its data before the first SCK edge, and a falling edge on the SS pin is used to start the transmission. The SS pin must be toggled high and then low between each byte transmitted (Figure 20).
MISO/MOSI Master SS Slave SS (CPHA = 0) Slave SS (CPHA = 1)
Byte 1
Byte 2
Byte 3
Figure 20. CPHA/SS timing Figure 19 shows an SPI transmission in which CPHA is O1O. In this case, the Master begins driving its MOSI pin on the first SCK edge. Therefore the Slave uses the first SCK edge as a start transmission signal. The SS pin can remain low between transmissions (Figure 20). This format may be preferable in systems having only one Master and only one Slave driving the MISO data line.
44
Rev. B - November 10, 2000
Preliminary
T80C5112
12.4.3. Error conditions
The following flags in the SPSTA signal SPI error conditions: 12.4.3.1. Mode Fault (MODF) MODe Fault error in Master mode SPI indicates that the level on the Slave Select (SS) pin is inconsistent with the actual mode of the device. MODF is set to warn that there may have a multi-master conflict for system control. In this case, the SPI system is affected in the following ways: * * * An SPI receiver/error CPU interrupt request is generated. The SPEN bit in SPCON is cleared. This disable the SPI. The MSTR bit in SPCON is cleared.
When SS DISable (SSDIS) bit in the SPCON register is cleared, the MODF flag is set when the SS signal becomes O0O. However, as stated before, for a system with one Master, if the SS pin of the Master device is pulled low, there is no way that another Master is attempting to drive the network. In this case, to prevent the MODF flag from being set, software can set the SSDIS bit in the SPCON register and therefore making the SS pin as a general purpose I/O pin. Clearing the MODF bit is accomplished by a read of SPSTA register with MODF bit set, followed by a write to the SPCON register. SPEN Control bit may be restored to its original set state after the MODF bit has been cleared. 12.4.3.2. Write Collision (WCOL) A Write COLlision (WCOL) flag in the SPSTA is set when a write to the SPDAT register is done during a transmit sequence. WCOL does not cause an interruption, and the transfer continues uninterrupted. Clearing the WCOL bit is done through a software sequence of an access to SPSTA and an access to SPDAT. 12.4.3.3. Overrun Condition An overrun condition occurs when the Master device tries to send several data bytes and the Slave devise has not cleared the SPIF bit issuing from the previous data byte transmitted. In this case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read of the SPDAT returns this byte. All others bytes are lost. This condition is not detected by the SPI peripheral.
12.4.4. Interrupts
Two SPI status flags can generate a CPU interrupt requests:
Flag
SPIF (SP data transfer) MODF (Mode Fault)
Request
SPI Transmitter Interrupt request SPI Receiver/Error Interrupt Request (if SSDIS = O0O)
Table 22. SPI Interrupts Serial Peripheral data transfer flag, SPIF: This bit is set by hardware when a transfer has been completed. SPIF bit generates transmitter CPU interrupt requests. Mode Fault flag, MODF: This bit becomes set to indicate that the level on the SS is inconsistent with the mode of the SPI. MODF with SSDIS reset, generates receiver/error CPU interrupt requests. Figure 21 gives a logical view of the above statements:
Rev. B - November 10, 2000
45
Preliminary
T80C5112
SPIF SPI Transmitter CPU Interrupt Request SPI Receiver/error CPU Interrupt Request SSDIS SPI CPU Interrupt Request MODF
Figure 21. SPI Interrupt Requests Generation
12.4.5. Registers
There are three registers in the module that provide control, status and data storage functions. These registers are describes in the following paragraphs. 12.4.5.1. Serial Peripheral CONtrol register (SPCON) The Serial Peripheral Control Register does the following: * * * * * Selects one of the Master clock rates, Configure the SPI module as Master or Slave, Selects serial clock polarity and phase, Enables the SPI module, Frees the SS pin for a general purpose
Table 23 describes this register and explains the use of each bit: Table 23. Serial Peripheral Control Register
7
SPR2
6
SPEN
5
SSDIS
4
MSTR
3
CPOL
2
CPHA
1
SPR1
0
SPR0
Bit Number
7
Bit Mnemonic
SPR2
R/W Mode
RW
Description
Serial Peripheral Rate 2 Bit with SPR1 and SPR0 define the clock rate Serial Peripheral Enable Clear to disable the SPI interface Set to enable the SPI interface SS Disable Clear to enable SS# in both Master and Slave modes Set to disable SS# in both Master and Slave modes. In Slave mode, this bit has no effect if CPHA = O0O Serial Peripheral Master Clear to configure the SPI as a Slave Set to configure the SPI as a Master Clock Polarity Clear to have the SCK set to O0O in idle state Set to have the SCK set to O1O in idle low Clock Phase Clear to have the data sampled when the SPSCK leaves the idle state (see CPOL) Set to have the data sampled when the SPSCK returns to idle state (see CPOL)
6
SPEN
RW
5
SSDIS
RW
4
MSTR
RW
3
CPOL
RW
2
CPHA
RW
46
Rev. B - November 10, 2000
Preliminary
T80C5112
Bit Number Bit Mnemonic R/W Mode Description
Serial Peripheral Rate (SPR2:SPR1:SPR0) 000 : FCLK PERIPH /2 001 : FCLK PERIPH /4 010 : FCLK PERIPH /8 011 : FCLK PERIPH /16 100 101 110 111 : : : : FCLK PERIPH /32 FCLK PERIPH /64 FCLK PERIPH /128 External clock, output of BRG
1
SPR1
RW
0
SPR0
RW
Reset Value= 00010100b 12.4.5.2. Serial Peripheral STAtus register (SPSTA) The Serial Peripheral Status Register contains flags to signal the following conditions: * * * Data transfer complete Write collision Inconsistent logic level on SS pin (mode fault error)
Table 24 describes the SPSTA register and explains the use of every bit in the register:
7
SPIF
6
WCOL
5
-
4
MODF
3
-
2
-
1
-
0
-
Bit Number
Bit Mnemonic
R/W Mode
Description
Serial Peripheral data transfer flag Clear by hardware to indicate data transfer is in progress or has been approved by a clearing sequence. Set by hardware to indicate that the data transfer has been completed. Write Collision flag Cleared by hardware to indicate that no collision has occurred or has been approved by a clearing sequence. Set by hardware to indicate that a collision has been detected. Reserved The value read from this bit is indeterminate. Do not set this bit Mode Fault Cleared by hardware to indicate that the SS pin is at appropriate logic level, or has been approved by a clearing sequence. Set by hardware to indicate that the SS pin is at inappropriate logic level Reserved The value read from this bit is indeterminate. Do not set this bit Reserved The value read from this bit is indeterminate. Do not set this bit Reserved The value read from this bit is indeterminate. Do not set this bit Reserved The value read from this bit is indeterminate. Do not set this bit
7
SPIF
R
6
WCOL
R
5
-
RW
4
MODF
R
3 2 1 0
-
RW RW RW RW
Reset Value= 00X0XXXXb Table 24. Serial Peripheral Status and Control register
Rev. B - November 10, 2000
47
Preliminary
T80C5112
12.4.5.3. Serial Peripheral DATa register (SPDAT) The Serial Peripheral Data Register (Table 25) is a read/write buffer for the receive data register. A write to SPDAT places data directly into the shift register. No transmit buffer is available in this model. A Read of the SPDAT returns the value located in the receive buffer and not the content of the shift register. Table 25. Serial Peripheral Data Register
7
R7
6
R6
5
R5
4
R4
3
R3
2
R2
1
R1
0
R0
Reset Value= XXXX XXXXb R7:R0 : Receive data bits SPCON, SPSTA and SPDAT registers may be read and written at any time while there is no on-going exchange. However, special care should be taken when writing to them while a transmission is on-going: * * * * * Do not change SPR2, SPR1 and SPR0 Do not change CPHA and CPOL Do not change MSTR Clearing SPEN would immediately disable the peripheral Writing to the SPDAT will cause an overflow
48
Rev. B - November 10, 2000
Preliminary
T80C5112
13. Programmable Counter Array PCA
The PCA provides more timing capabilities with less CPU intervention than the standard timer/counters. Its advantages include reduced software overhead and improved accuracy. The PCA consists of a dedicated timer/ counter which serves as the time base for an array of five compare/ capture modules. Its clock input can be programmed to count any one of the following signals: * * * * * * * * Oscillator frequency 12 ( 6 in X2 mode) Oscillator frequency 4 ( 2 in X2 mode) Timer 0 overflow External input on ECI (P1.2) rising and/or falling edge capture, software timer, high-speed output, or pulse width modulator.
Each compare/capture modules can be programmed in any one of the following modes:
Module 4 can also be programmed as a watchdog timer (See Section "PCA Watchdog Timer", page 58). When the compare/capture modules are programmed in the capture mode, software timer, or high speed output mode, an interrupt can be generated when the module executes its function. All five modules plus the PCA timer overflow share one interrupt vector. The PCA timer/counter and compare/capture modules share Port 1 for external I/O. These pins are listed below. If the port is not used for the PCA, it can still be used for standard I/O.
PCA component
16-bit Counter 16-bit Module 0 16-bit Module 1 16-bit Module 2 16-bit Module 3 16-bit Module 4
External I/O Pin
P1.2 / ECI P1.3 / CEX0 P1.4 / CEX1 P1.5 / CEX2 P1.6 / CEX3 P1.7 / CEX4
The PCA timer is a common time base for all five modules (See Figure 22). The timer count source is determined from the CPS1 and CPS0 bits in the CMOD SFR (See Table 26) and can be programmed to run at:
* * * *
1/12 the oscillator frequency. (Or 1/6 in X2 Mode) 1/4 the oscillator frequency. (Or 1/2 in X2 Mode) The Timer 0 overflow. The input on the ECI pin (P1.2).
Rev. B - November 10, 2000
49
Preliminary
T80C5112
To PCA modules Fosc /12 Fosc / 4 T0 OVF P1.2 CH CL 16 bit up/down counter overow It
CIDL Idle
WDTE
CPS1
CPS0
ECF
CMOD 0xD9
CF
CR
CCF4
CCF3
CCF2
CCF1
CCF0
CCON 0xD8
Figure 22. PCA Timer/Counter
Table 26. CMOD: PCA Counter Mode Register
CMOD Address 0D9H
Reset value
CIDL
0
WDTE
0
X
X
X
CPS1
0
CPS0
0
ECF
0
Symbol
CIDL WDTE CPS1 CPS0
Function
Counter Idle control: CIDL = 0 programs the PCA Counter to continue functioning during idle Mode. CIDL = 1 programs it to be gated off during idle. Watchdog Timer Enable: WDTE = 0 disables Watchdog Timer function on PCA Module 4. WDTE = 1 enables it. Not implemented, reserved for future use.a PCA Count Pulse Select bit 1. PCA Count Pulse Select bit 0. CPS1 0 0 1 1 CPS0 0 1 0 1 Selected PCA input.b Internal clock fosc/12 ( Or fosc/6 in X2 Mode). Internal clock fosc/4 ( Or fosc/2 in X2 Mode). Timer 0 Overflow External clock at ECI/P1.2 pin (max rate = fosc/ 8)
ECF
PCA Enable Counter Overflow interrupt: ECF = 1 enables CF bit in CCON to generate an interrupt. ECF = 0 disables that function of CF.
a. b.
User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate. fosc = oscillator frequency
50
Rev. B - November 10, 2000
Preliminary
T80C5112
The CMOD SFR includes three additional bits associated with the PCA (See Figure 22 and Table 26).
* * *
The CIDL bit which allows the PCA to stop during idle mode. The WDTE bit which enables or disables the watchdog function on module 4. The ECF bit which when set causes an interrupt and the PCA overflow flag CF (in the CCON SFR) to be set when the PCA timer overflows. The CCON SFR contains the run control bit for the PCA and the flags for the PCA timer (CF) and each module (Refer to Table 27).
* * *
Bit CR (CCON.6) must be set by software to run the PCA. The PCA is shut off by clearing this bit. Bit CF: The CF bit (CCON.7) is set when the PCA counter overflows and an interrupt will be generated if the ECF bit in the CMOD register is set. The CF bit can only be cleared by software. Bits 0 through 4 are the flags for the modules (bit 0 for module 0, bit 1 for module 1, etc.) and are set by hardware when either a match or a capture occurs. These flags also can only be cleared by software.
Table 27. CCON: PCA Counter Control Register
CCON Address 0D8H Reset value CF 0 CR 0 X CCF4 0 CCF3 0 CCF2 0 CCF1 0 CCF0 0
Symbol
CF
Function
PCA Counter Overflow flag. Set by hardware when the counter rolls over. CF flags an interrupt if bit ECF in CMOD is set. CF may be set by either hardware or software but can only be cleared by software. PCA Counter Run control bit. Set by software to turn the PCA counter on. Must be cleared by software to turn the PCA counter off. Not implemented, reserved for future use.a PCA Module 4 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software. PCA Module 3 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software. PCA Module 2 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software. PCA Module 1 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software. PCA Module 0 interrupt flag. Set by hardware when a match or capture occurs. Must be cleared by software.
CR CCF4 CCF3 CCF2 CCF1 CCF0
a.
User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
The watchdog timer function is implemented in module 4 (See Figure 25). The PCA interrupt system is shown in Figure 23
Rev. B - November 10, 2000
51
Preliminary
T80C5112
CF PCA Timer/Counter CR CCF4 CCF3 CCF2 CCF1 CCF0 CCON 0xD8
Module 0
Module 1
To Interrupt priority decoder
Module 2
Module 3
Module 4 CMOD.0 ECF ECCFn CCAPMn.0 IE.6 EC IE.7 EA
Figure 23. PCA Interrupt System PCA Modules: each one of the five compare/capture modules has six possible functions. It can perform: * * * * * * 16-bit Capture, positive-edge triggered, 16-bit Capture, negative-edge triggered, 16-bit Capture, both positive and negative-edge triggered, 16-bit Software Timer, 16-bit High Speed Output, 8-bit Pulse Width Modulator.
In addition, module 4 can be used as a Watchdog Timer. Each module in the PCA has a special function register associated with it. These registers are: CCAPM0 for module 0, CCAPM1 for module 1, etc. (See Table 28). The registers contain the bits that control the mode that each module will operate in.
* * * * * *
The ECCF bit (CCAPMn.0 where n=0, 1, 2, 3, or 4 depending on the module) enables the CCF flag in the CCON SFR to generate an interrupt when a match or compare occurs in the associated module. PWM (CCAPMn.1) enables the pulse width modulation mode. The TOG bit (CCAPMn.2) when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register. The match bit MAT (CCAPMn.3) when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register. The next two bits CAPN (CCAPMn.4) and CAPP (CCAPMn.5) determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled and a capture will occur for either transition. The last bit in the register ECOM (CCAPMn.6) when set enables the comparator function. Table 29 shows the CCAPMn settings for the various PCA functions.
52
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 28. CCAPMn: PCA Modules Compare/Capture Control Registers
CCAPM0=0DAH CCAPM1=0DBH CCAPM2=0DCH CCAPM3=0DDH CCAPM4=0DEH Reset value X ECOMn 0 CAPPn 0 CAPNn 0 MATn 0 TOGn 0 PWMm 0 ECCFn 0 CCAPMn Address n=0-4
Symbol
ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
Function
Not implemented, reserved for future use.a Enable Comparator. ECOMn = 1 enables the comparator function. Capture Positive, CAPPn = 1 enables positive edge capture. Capture Negative, CAPNn = 1 enables negative edge capture. Match. When MATn = 1, a match of the PCA counter with this module's compare/capture register causes the CCFn bit in CCON to be set, flagging an interrupt. Toggle. When TOGn = 1, a match of the PCA counter with this module's compare/capture register causes the CEXn pin to toggle. Pulse Width Modulation Mode. PWMn = 1 enables the CEXn pin to be used as a pulse width modulated output. Enable CCF interrupt. Enables compare/capture flag CCFn in the CCON register to generate an interrupt.
a.
User software should not write 1s to reserved bits. These bits may be used in future 8051 family products to invoke new features. In that case, the reset or inactive value of the new bit will be 0, and its active value will be 1. The value read from a reserved bit is indeterminate.
Table 29. PCA Module Modes (CCAPMn Registers)
ECOMn CAPPn CAPNn 0 X X X 1 1 1 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 0 0 MATn 0 0 0 0 1 1 0 1 TOGn 0 0 0 0 0 1 0 X PWMm ECCFn 0 0 0 0 0 0 1 0 0 X X X X X 0 X Module Function No Operation 16-bit capture by a positive-edge trigger on CEXn 16-bit capture by a negative trigger on CEXn 16-bit capture by a transition on CEXn 16-bit Software Timer / Compare mode. 16-bit High Speed Output 8-bit PWM Watchdog Timer (module 4 only)
There are two additional registers associated with each of the PCA modules. They are CCAPnH and CCAPnL and these are the registers that store the 16-bit count when a capture occurs or a compare should occur. When a module is used in the PWM mode these registers are used to control the duty cycle of the output (See Table 30 & Table 31)
Rev. B - November 10, 2000
53
Preliminary
T80C5112
Table 30. CCAPnH: PCA Modules Capture/Compare Registers High
CCAP0H=0FAH CCAP1H=0FBH CCAP2H=0FCH CCAP3H=0FDH CCAP4H=0FEH 7 Reset value 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0 CCAPnH Address n=0-4
Table 31. CCAPnL: PCA Modules Capture/Compare Registers Low
CCAP0L=0EAH CCAP1L=0EBH CCAP2L=0ECH CCAP3L=0EDH CCAP4L=0EEH 7 Reset value 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0
CCAPnL Address n=0-4
Table 32. CH: PCA Counter High
CH Address 0F9H 7 Reset value 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0
Table 33. CL: PCA Counter Low
CL Address 0E9H 7 Reset value 0 6 0 5 0 4 0 3 0 2 0 1 0 0 0
13.1. PCA Capture Mode
To use one of the PCA modules in the capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated (Refer to Figure 24).
54
Rev. B - November 10, 2000
Preliminary
T80C5112
CF CR CCF4 CCF3 CCF2 CCF1 CCF0 CCON 0xD8 PCA IT
PCA Counter/Timer Cex.n Capture CH CL
CCAPnH
CCAPnL
ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn CCAPMn, n= 0 to 4 0xDA to 0xDE
Figure 24. PCA Capture Mode
13.2. 16-bit Software Timer / Compare Mode
The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set (See Figure 25).
Rev. B - November 10, 2000
55
Preliminary
T80C5112
CF Write to CCAPnL Write to CCAPnH 1 0 Enable 16 bit comparator RESET * Reset PCA IT CCAPnH CCAPnL Match CR CCF4 CCF3 CCF2 CCF1 CCF0 CCON 0xD8
CH
CL
PCA counter/timer
ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
CCAPMn, n = 0 to 4 0xDA to 0xDE
CIDL
WDTE
CPS1
CPS0
ECF
CMOD 0xD9
* Only for Module 4
Figure 25. PCA Compare Mode and PCA Watchdog Timer Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Writing to CCAPnH will set the ECOM bit. Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesnOt occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.
13.3. High Speed Output Mode
In this mode the CEX output (on port 1) associated with the PCA module will toggle each time a match occurs between the PCA counter and the module's capture registers. To activate this mode the TOG, MAT, and ECOM bits in the module's CCAPMn SFR must be set (See Figure 26). A prior write must be done to CCAPnL and CCAPnH before writing the ECOMn bit.
56
Rev. B - November 10, 2000
Preliminary
T80C5112
CF CR CCF4 CCF3 CCF2 CCF1 CCF0 CCON 0xD8
Write to CCAPnL
Write to CCAPnH 0
Reset PCA IT CCAPnH Enable 16 bit comparator CCAPnL Match
1
CH
CL
CEXn
PCA counter/timer CCAPMn, n = 0 to 4 0xDA to 0xDE
ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
Figure 26. PCA High Speed Output Mode Before enabling ECOM bit, CCAPnL and CCAPnH should be set with a non zero value, otherwise an unwanted match could happen. Once ECOM set, writing CCAPnL will clear ECOM so that an unwanted match doesnOt occur while modifying the compare value. Writing to CCAPnH will set ECOM. For this reason, user software should write CCAPnL first, and then CCAPnH. Of course, the ECOM bit can still be controlled by accessing to CCAPMn register.
13.4. Pulse Width Modulator Mode
All of the PCA modules can be used as PWM outputs. Figure 27 shows the PWM function. The frequency of the output depends on the source for the PCA timer. All of the modules will have the same frequency of output because they all share the PCA timer. The duty cycle of each module is independently variable using the module's capture register CCAPLn. When the value of the PCA CL SFR is less than the value in the module's CCAPLn
Rev. B - November 10, 2000
57
Preliminary
T80C5112
SFR the output will be low, when it is equal to or greater than the output will be high. When CL overflows from FF to 00, CCAPLn is reloaded with the value in CCAPHn. This allows updating the PWM without glitches. The PWM and ECOM bits in the module's CCAPMn register must be set to enable the PWM mode.
CCAPnH Overow
CCAPnL O0O Enable 8 bit comparator
<
O1O
CEXn
CL PCA counter/timer
ECOMn CAPPn CAPNn MATn TOGn PWMn ECCFn
CCAPMn, n= 0 to 4 0xDA to 0xDE
Figure 27. PCA PWM Mode
13.5. PCA Watchdog Timer
An on-board watchdog timer is available with the PCA to improve the reliability of the system without increasing chip count. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge. Module 4 is the only PCA module that can be programmed as a watchdog. However, this module can still be used for other modes if the watchdog is not needed. Figure 25 shows a diagram of how the watchdog works. The user pre-loads a 16-bit value in the compare registers. Just like the other compare modes, this 16-bit value is compared to the PCA timer value. If a match is allowed to occur, an internal reset will be generated. This will not cause the RST pin to be driven high. In order to hold off the reset, the user has three options: * * * 1. periodically change the compare value so it will never match the PCA timer, 2. periodically change the PCA timer value so it will never match the compare values, or 3. disable the watchdog by clearing the WDTE bit before a match occurs and then re-enable it.
The first two options are more reliable because the watchdog timer is never disabled as in option #3. If the program counter ever goes astray, a match will eventually occur and cause an internal reset. The second option is also not recommended if other PCA modules are being used. Remember, the PCA timer is the time base for all modules; changing the time base for other modules would not be a good idea. Thus, in most applications the first solution is the best option. This watchdog timer wonOt generate a reset out on the reset pin.
58
Rev. B - November 10, 2000
Preliminary
T80C5112
14. Analog-to-Digital Converter (ADC)
14.1. Introduction
This section describes the on-chip 10 bit analog-to-digital converter of the T80C5112. Eight ADC channels are available for sampling of the external sources AN0 to AN7. An analog multiplexer allows the single ADC converter to select one from the 8 ADC channels as ADC input voltage (ADCIN). ADCIN is converted by the 10 bitcascaded potentiometric ADC. Three kind of conversion are available:
* * *
Standard conversion (7-8 bits). Precision conversion (8-9 bits). Accurate conversion (10 bits). For the precision conversion, set bits PSIDLE and ADSST in ADCON register to start the conversion. The chip is in a idle mode, the CPU doesnOt run but the peripherals are always running. This mode allows digital noise to be lower, to ensure precise conversion. For the accurate conversion, set bits QUIETM and ADSST in ADCON register to start the conversion. The chip is in a pseudo-idle mode, the AD is the only peripheral running. This mode allows digital noise to be as low as possible, to ensure high precision conversion. For these modes it is necessary to work with end of conversion interrupt, which is the only way to wake up the chip. If another interrupt occurs during the precision conversion, it will be treated only after this conversion is ended.
14.2. Features * * * * * * * * * * *
8 channels with multiplexed inputs 10-bit cascaded potentiometric ADC Conversion time 40 micro-seconds Zero Error (offset) +/- 2 LSB max External Positive Reference Voltage Range 2.4 to Vcc Internal Positive Reference Voltage 2.4 Volt. If Vref is used as output, the load must be higher than 18 kOhm. ADCIN Range 0 to Vcc Integral non-linearity typical 1 LSB, max. 2 LSB Differential non-linearity typical 0.5 LSB, max. 1 LSB Conversion Complete Flag or Conversion Complete Interrupt Selected ADC Clock
14.3. ADC I/O Functions
AINx are general I/O that are shared with the ADC channels. The channel select bit in ADCF register define which ADC channel pin will be used as ADCIN. The remaining ADC channels pins can be used as general purpose I/O or as the alternate function that is available. Writes to the port register which arenOt selected by the ADCF will not have any effect.
Rev. B - November 10, 2000
59
Preliminary
T80C5112
ADCON.5 ADCON.3
ADEN
ADSST
ADCON.4
ADEOC
CONV_CK
CONTROL
ADC Interrupt Request EADC
IE1.1
AIN0/P4.0 AIN1/P4.1 AIN2/P4.2 AIN3/P4.3 AIN4/P4.4 AIN5/P4.5 AIN6/P4.6 AIN7/P4.7
000 001 010 011 100 101 110 111
AVSS
ADCIN
8
+ SAR 2
ADDH ADDL
Sample and Hold R/2R DAC
10
ADCON.5
VAGND
2.4V
ADCLK.7
SELREF
SCH2
ADCON.2
SCH1
ADCON.1
SCH0
ADCON.0
ADEN
VADREF
Vref
Figure 28. ADC Description Figure 29 shows the timing diagram of a complete conversion. For simplicity, the figure depicts the waveforms in idealized form and do not provide precise timing information. For ADC characteristics and timing parameters refer to the Section OAC CharacteristicsO of the T80C5112 datasheet.
CONV_CK ADEN
TSETUP
ADSST
TCONV
ADEOC Figure 29. Timing Diagram
NOTE: Tsetup = 4 us
14.4. ADC Converter Operation
A start of single A/D conversion is triggered by setting bit ADSST (ADCON.3). The busy flag ADSST(ADCON.3) remains set as long as an A/D conversion is running. After completion of the A/D conversion, it is cleared by hardware. When a conversion is running, this flag can be read only, a write has no effect.
60
Rev. B - November 10, 2000
Preliminary
T80C5112
The end-of-conversion flag ADEOC (ADCON.4) is set when the value of conversion is available in ADDH and ADDL, it is cleared by software. If the bit EADC (IE1.1) is set, an interrupt occur when flag ADEOC is set (see Figure 31). Clear this flag for re-arming the interrupt. The bits SCH0 to SCH2 in ADCON register are used for the analog input channel selection. Before starting normal power reduction modes the ADC conversion has to be completed. Table 34. Selected Analog input
SCH2
0 0 0 0 1 1 1 1
SCH1
0 0 1 1 0 0 1 1
SCH0
0 1 0 1 0 1 0 1
Selected Analog input
AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7
14.5. Voltage Conversion
When the ADCIN is equals to VAREF the ADC converts the signal to 3FFh (full scale). If the input voltage equals VAGND, the ADC converts it to 000h. Input voltage between VAREF and VAGND are a straight-line linear conversion. All other voltages will result in 3FFh if greater than VAREF and 000h if less than VAGND. Note that ADCIN should not exceed VAREF absolute maximum range.
14.6. Clock Selection
The maximum clock frequency for ADC (CONV_CK for Conversion Clock) is defined in the AC characteristics section. A prescaler is featured (ADCCLK) to generate the CONV_CK clock from the oscillator frequency.
CONV_CK CKADC
/2
Prescaler ADCLK A/D Converter
Figure 30. A/D Converter clock
Rev. B - November 10, 2000
61
Preliminary
T80C5112
14.7. ADC Standby Mode
When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN in ADCON register. In this mode the power dissipation is about 1uW.
14.8. Voltage referencee
The voltage reference can be either internal or external. As input, the Vref pin is used to enter the voltage reference for the A/D conversion. When the voltage reference is active, the Vref pin is an output. This voltage can be used for the A/D and for any other application requiring a voltage independant from the power supply. Voltage typical value is 2.4 volt and the load must greater than 18 kOms.
14.9. IT ADC management
An interrupt end-of-conversion will occurs when the bit ADEOC is actived and the bit EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.
ADEOC
ADCON.2
ADCI EADC
IE1.1
Figure 31. ADC interrupt structure
14.10. Registers
Table 35. ADCON Register ADCON (S:F3h) ADC Control Register
7 QUIETM 6 PSIDLE 5 ADEN 4 ADEOC 3 ADSST 2 SCH2 1 SCH1 0 SCH0
Bit Number Bit Mnemonic
7 QUIETM
Description
Pseudo Idle mode (best precision) Set to put in quiet mode during conversion. Cleared by hardware after completion of the conversion. Pseudo Idle mode (good precision) Set to put in idle mode during conversion. Cleared by hardware after completion of the conversion.
6
PSIDLE
62
Rev. B - November 10, 2000
Preliminary
T80C5112
Bit Number Bit Mnemonic
5 ADEN
Description
Enable/Standby Mode Set to enable ADC. Clear for Standby mode (power dissipation 1 uW). End Of Conversion Set by hardware when ADC result is ready to be read. This flag can generate an interrupt. Must be cleared by software. Start and Status Set to start an A/D conversion. Cleared by hardware after completion of the conversion. Selection of channel to convert see Table 34.
4
ADEOC
3
ADSST
2-0
SCH2:0
Reset Value=X000 0000b
Table 36. ADCLK Register ADCLK (S:F2h) ADC Clock Prescaler
7 SELREF 6 PRS 6 5 PRS 5 4 PRS 4 3 PRS 3 2 PRS 2 1 PRS 1 0 PRS 0
Bit Number Bit Mnemonic
7 SELREF
Description
Selection and activation of the internal 2.4V voltage reference Set to enable the internal voltage reference. Clear to disable the internal voltage reference. Clock Prescaler fCONV_CK = fCkADC / (2 * PRS) if PRS=0, fCONV_CK = fCkADC / 256
6-0
PRS6:0
Reset Value: 0000 0000b
Table 37. ADDH Register ADDH (S:F5h Read Only) ADC Data High byte register
7 ADAT 9 6 ADAT 8 5 ADAT 7 4 ADAT 6 3 ADAT 5 2 ADAT 4 1 ADAT 3 0 ADAT 2
Bit Number Bit Mnemonic
7-0 ADAT9:2 ADC result bits 9-2
Description
Read only register Reset Value: 00h
Rev. B - November 10, 2000
63
Preliminary
T80C5112
Table 38. ADDL Register ADDL (S:F4h Read Only) ADC Data Low byte register
7 6 5 4 3 Description
Reserved The value read from these bits are indeterminate. Do not set these bits. ADC result bits 1-0
2 -
1 ADAT 1
0 ADAT 0
Bit Number Bit Mnemonic
7-6 1-0 ADAT1:0
Read only register Reset Value: xxxx xx00b
Table 39. ADCF Register ADCF (S:F6h) ADC Input Select Register
7 SEL7 6 SEL6 5 SEL5 4 SEL4 3 SEL3 2 SEL2 1 SEL1 0 SEL0
Bit Number Bit Mnemonic
7-0 SEL7-0
Description
Select Input 7-0 Set to select bit 7-0 as possible input for A/D Cleared to leave this bit free for other function
Reset Value=0000 0000b
64
Rev. B - November 10, 2000
Preliminary
T80C5112
15. Interrupt System
The T80C5112 has a total of 8 interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (timers 0, 1), serial port interrupt, PCA, SPI and A/D. These interrupts are shown in Figure 32..
High priority interrupt 3 INT0 IE0 0 3 TF0 0 3 INT1 IE1 0 3 TF1 0 CF 3 0 3 0 NC 3 0 3 0 ADC 3 0 Interrupt polling sequence
IPH, IP
PCA
CCFx RI TI
SPI
Individual enable
Global disable
Low priority interrupt
Figure 32. Interrupt Control System Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register (See Table 42.). This register also contains a global disable bit, which must be cleared to disable all interrupts at once. Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority register (See Table 44.) and in the Interrupt Priority High register (See Table 46.). Table 40. shows the bit values and priority levels associated with each combination.
Rev. B - November 10, 2000
65
Preliminary
T80C5112
Table 40. Priority bit level values
IPH.x
0 0 1 1
IP.x
0 1 0 1
Interrupt Level Priority
0 (Lowest) 1 2 3 (Highest)
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-priority interrupt. A high-priority interrupt canOt be interrupted by any other interrupt source. If two interrupt requests of different priority levels are received simultaneously, the request of higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence. Table 41. Address vectors
Interrupt Name
external interrupt (INT0) Timer0 (TF0) external interrupt (INT1) Timer1 (TF1) PCA (CF or CCFn) UART (RI or TI) SPI ADC
Interrupt Address Vector
0003h 000Bh 0013h 001Bh 0033h 0023h 004Bh 0043h
Priority Number
1 2 3 4 5 6 8 9
66
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 42. IE Register
IE - Interrupt Enable Register (A8h) 7
EA
6
EC
5
-
4
ES
3
ET1
2
EX1
1
ET0
0
EX0
Bit Number
Bit Mnemonic
Description
Enable All interrupt bit Clear to disable all interrupts. Set to enable all interrupts. If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its interrupt enable bit. PCA Interrupt Enable Clear to disable the the PCA interrupt. Set to enable the the PCA interrupt. Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Enable bit Clear to disable serial port interrupt. Set to enable serial port interrupt. Timer 1 overflow interrupt Enable bit Clear to disable timer 1 overflow interrupt. Set to enable timer 1 overflow interrupt. External interrupt 1 Enable bit Clear to disable external interrupt 1. Set to enable external interrupt 1. Timer 0 overflow interrupt Enable bit Clear to disable timer 0 overflow interrupt. Set to enable timer 0 overflow interrupt. External interrupt 0 Enable bit Clear to disable external interrupt 0. Set to enable external interrupt 0.
7
EA
6 5 4
EC ES
3
ET1
2
EX1
1
ET0
0
EX0
Reset Value = 00X0 0000b Bit addressable
Rev. B - November 10, 2000
67
Preliminary
T80C5112
Table 43. IE1 Register IE1 (S:C0h) Interrupt Enable Register
7 Bit Number
7 6 5 4 3 2
6 Bit Mnemonic
ESPI
5 -
4 -
3 Description
2 ESPI
1 EADC
0 -
1 0
EADC -
Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. SPI Interrupt Enable bit Clear to disable the SPI interrupt. Set to enable the SPI interrupt. A/D Interrupt Enable bit Clear to disable the ADC interrupt. Set to enable the ADC interrupt. Reserved The value read from this bit is indeterminate.
Do not set this bit. Do not set this bit. Do not set this bit. Do not set this bit. Do not set this bit.
Do not set this bit.
Reset Value = XXXX X00Xb No Bit addressable
68
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 44. IPL0 Register
IPL0 - Interrupt Priority Register (B8h) 7
-
6
PPC
5
-
4
PS
3
PT1
2
PX1
1
PT0
0
PX0
Bit Number
7 6 5 4 3 2 1 0
Bit Mnemonic
PPCL PSL PT1L PX1L PT0L PX0L
Description
Reserved The value read from this bit is indeterminate. Do not set this bit. PCA Counter Interrupt Priority bit Refer to PPCH for priority level Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Priority bit Refer to PSH for priority level. Timer 1 overflow interrupt Priority bit Refer to PT1H for priority level. External interrupt 1 Priority bit Refer to PX1H for priority level. Timer 0 overflow interrupt Priority bit Refer to PT0H for priority level. External interrupt 0 Priority bit Refer to PX0H for priority level.
Reset Value = X0X0 0000b Bit addressable.
Rev. B - November 10, 2000
69
Preliminary
T80C5112
Table 45. IPL1 Register
IPL1 - Interrupt Priority Low Register 1 (S:B2h) 7
-
6
-
5
-
4
-
3
-
2
PSPI
1
PADC
0
-
Bit Number
7 6 5 4 3 2 1 0
Bit Mnemonic
Description
PSPI PADC -
Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. SPI Interrupt Priority level less significant bit. Refer to PSPIH for priority level. ADC Interrupt Priority level less significant bit. Refer to PADCH for priority level. Reserved The value read from this bit is indeterminate.
Do not set this bit. Do not set this bit. Do not set this bit. Do not set this bit.
Do not set this bit.
Reset Value = XXXX X00Xb Not Bit addressable.
70
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 46. IPH0 Register
IPH0 - Interrupt Priority High Register (B7h) 7
-
6
PPCH
5
-
4
PSH
3
PT1H
2
PX1H
1
PT0H
0
PX0H
Bit Number
7
Bit Mnemonic
-
Description
Reserved The value read from this bit is indeterminate. Do not set this bit. PCA Counter Interrupt Priority level most significant bit PPCH PPC Priority level 0 0 Lowest 0 1 1 0 1 1 Highest priority Reserved The value read from this bit is indeterminate. Do not set this bit. Serial port Priority High bit PSH PS Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest Timer 1 overflow interrupt Priority High bit PT1H PT1 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest External interrupt 1 Priority High bit PX1H PX1 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest Timer 0 overflow interrupt Priority High bit PT0H PT0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest External interrupt 0 Priority High bit PX0H PX0 Priority Level 0 0 Lowest 0 1 1 0 1 1 Highest
6
PPCH
5
-
4
PSH
3
PT1H
2
PX1H
1
PT0H
0
PX0H
Reset Value = X0X0 0000b Not bit addressable
Rev. B - November 10, 2000
71
Preliminary
T80C5112
Table 47. IPH1 Register
IPH1 - Interrupt Priority High Register 1 (B3h) 7
-
6
-
5
-
4
-
3
-
2
PSPIH
1
PADCH
0
-
Bit Number
7 6 5 4 3
Bit Mnemonic
Description
-
2
PSPIH
1
PADCH
0
-
Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. Reserved The value read from this bit is indeterminate. SPI Interrupt Priority level most significant bit PSPIH PSPI Priority level 0 0Lowest 0 1 1 0 1 1Highest ADC Interrupt Priority level most significant bit PADCH PADC Priority level 0 0Lowest 0 1 1 0 1 1Highest Reserved The value read from this bit is indeterminate.
Do not set this bit. Do not set this bit. Do not set this bit. Do not set this bit.
Do not set this bit.
Reset Value = XXXX X00Xb Not bit addressable
72
Rev. B - November 10, 2000
Preliminary
T80C5112
16. ROM
16.1. ROM Structure
The T80C5112 ROM memory is divided in three different arrays:
* * *
the code array: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8Kbytes. the encryption array: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 bytes. the signature array:. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 bytes.
16.2. ROM Lock System
The program Lock system, when programmed, protects the on-chip program against software piracy.
16.2.1. Encryption Array
Within the ROM array are 64 bytes of encryption array. Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOROed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form. When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values.
16.2.2. Program Lock Bits
The lock bits when programmed according to Table 41. will provide different level of protection for the on-chip code and data. Table 48. Program Lock bits
Program Lock Bits
Security level
1
LB1
U
LB2
U
Protection description
No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data. MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset. Same as 2, also verify is disabled This security level is available because ROM integrity will be veried thanks to another method.
2
P
U
3
U
P
U: unprogrammed P: programmed
16.2.3. Signature bytes
The T80C5112 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in Section OSignature bytesO, page 75.
16.2.4. Verify Algorithm
Refer to Section OVerify algorithmO, page 76.
Rev. B - November 10, 2000
73
Preliminary
T80C5112
17. EPROM
17.1. EPROM Structure
The T80C5112 EPROM is divided into two different arrays:
* * *
the code array: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8Kbytes. the encryption array: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64 bytes. In addition a third non programmable array is implemented: the signature array: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 bytes.
17.2. EPROM Lock System
The program Lock system, when programmed, protects the on-chip program against software piracy.
17.2.1. Encryption Array
Within the EPROM array are 64 bytes of encryption array that are initially unprogrammed (all FFOs). Every time a byte is addressed during program verify, 6 address lines are used to select a byte of the encryption array. This byte is then exclusive-NOROed (XNOR) with the code byte, creating an encrypted verify byte. The algorithm, with the encryption array in the unprogrammed state, will return the code in its original, unmodified form. When using the encryption array, one important factor needs to be considered. If a byte has the value FFh, verifying the byte will produce the encryption byte value. If a large block (>64 bytes) of code is left unprogrammed, a verification routine will display the content of the encryption array. For this reason all the unused code bytes should be programmed with random values.
17.2.2. Program Lock Bits
The three lock bits, when programmed according to Table 49., will provide different level of protection for the on-chip code and data. Table 49. Program Lock bits
Program Lock Bits
Security level
1
LB1
U
LB2
U
LB3
U
Protection description
No program lock features enabled. Code verify will still be encrypted by the encryption array if programmed. MOVC instruction executed from external program memory returns non encrypted data. MOVC instruction executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset , and further programming of the EPROM is disabled.. Same as 2, also verify is disabled This security level is available because ROM integrity will be veried thanks to another method.. Same as 3, also external execution is disabled.
2
P
U
U
3 4
U U
P U
U P
U: unprogrammed, P: programmed WARNING: Security level 2 and higher should only be programmed after EPROM verification.
74
Rev. B - November 10, 2000
Preliminary
T80C5112
17.2.3. Signature bytes
The T80C5112 contains 4 factory programmed signatures bytes. To read these bytes, perform the process described in Section 17.5.1.
17.3. EPROM Programming
17.3.1. Set-up modes
In order to program and verify the EPROM or to read the signature bytes, the T80C5112 is placed in specific setup modes (See Figure 33.). Control and program signals must be held at the levels indicated in Table 50.
17.3.2. Definition of terms
Address Lines: P1.0-P1.7, P2.0-P2.5, P3.4, P3.5 respectively for A0-A15 (P2.5 (A13) for RB, P3.4 (A14) for RC, P3.5 (A15) for RD) Data Lines: Control Signals: P0.0-P0.7 for D0-D7 RST, PSEN, P2.6, P2.7, P3.3, P3.6, P3.7.
Program Signals: ALE/PROG, RST/VPP. Table 50. EPROM Set-Up Modes
Mode
Program Code data
RST
1
PSEN
0
ALE/ PROG
RST/ VPP
12.75V
P2.6
0
P2.7
1
P3.3
1
P3.6
1
P3.7
1
Verify Code data Program Encryption Array Address 0-3Fh Read Signature Bytes
1
0
1
1
0
0
1
1
1
0
12.75V
0
1
1
0
1
1
0
1
1
0
0
0
0
Program Lock bit 1
1
0
12.75V
1
1
1
1
1
Program Lock bit 2
1
0
12.75V
1
1
1
0
0
Program Lock bit 3
1
0
12.75V
1
0
1
1
0
Rev. B - November 10, 2000
75
Preliminary
T80C5112
+5V PROGRAM SIGNALS* +5V RST/VPP ALE/PROG EA RST PSEN P2.6 P2.7 P3.3 P3.6 P3.7 XTAL1 P0.0-P0.7 D0-D7 VCC
P1.0-P1.7 P2.0-P2.5 P3.4-P3.5
A0-A7 A8-A15
CONTROL SIGNALS*
4 to 6 MHz
VSS GND
* See Table 49. for proper value on these inputs
Figure 33. Set-Up Modes Configuration
17.3.3. Programming Algorithm
The Improved Quick Pulse algorithm is based on the Quick Pulse algorithm and decreases the number of pulses applied during byte programming from 25 to 1. To program the T80C5112 the following sequence must be exercised:
* * * * * *
Step 1: Activate the combination of control signals. Step 2: Input the valid address on the address lines. Step 3: Input the appropriate data on the data lines. Step 4: Raise RST/VPP from VCC to VPP (typical 12.75V). Step 5: Pulse ALE/PROG once. Step 6: Lower RST/VPP from VPP to VCC Repeat step 2 through 6 changing the address and data for the entire array or until the end of the object file is reached (See Figure 34).
17.3.4. Verify algorithm
Code array verify must be done after each byte or block of bytes is programmed. In either case, a complete verify of the programmed array will ensure reliable programming of the T80C5112. P 2.7 is used to enable data output. To verify the T80C5112 code the following sequence must be exercised:
* * *
Step 1: Activate the combination of program and control signals. Step 2: Input the valid address on the address lines. Step 3: Read data on the data lines. Repeat step 2 through 3 changing the address for the entire array verification (See Figure 34). The encryption array cannot be directly verified. Verification of the encryption array is done by observing that the code array is well encrypted. 76 Rev. B - November 10, 2000
Preliminary
T80C5112
Programming Cycle A0-A12 D0-D7 Data In Data Out Read/Verify Cycle
100m s
ALE/PROG 12.75V 5V 0V
RST/VPP Control signals
Figure 34. Programming and Verification Signal's Waveform
17.4. EPROM Erasure (Windowed Packages Only)
Erasing the EPROM erases the code array, the encryption array and the lock bits returning the parts to full functionality. Erasure leaves all the EPROM cells in a 1Os state (FF).
17.4.1. Erasure Characteristics
The recommended erasure procedure is exposure to ultraviolet light (at 2537 ) to an integrated dose at least 15 W-sec/cm2. Exposing the EPROM to an ultraviolet lamp of 12,000 m W/cm2 rating for 30 minutes, at a distance of about 25 mm, should be sufficient. An exposure of 1 hour is recommended with most of standard erasers. Erasure of the EPROM begins to occur when the chip is exposed to light with wavelength shorter than approximately 4,000 . Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room-level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.
17.5. Signature Bytes
17.5.1. Signature bytes content
The T80C5112 has four signature bytes in location 30h, 31h, 60h and 61h. To read these bytes follow the procedure for EPROM verify but activate the control lines provided in xxxx for Read Signature Bytes. Table 51. shows the content of the signature byte for the T80C5112. Table 51. Signature Bytes Content
Location
30h 31h 60h 60h 61h
Contents
58h 57h 2Dh ADh EFh Family Code: C51 X2
Comment
Manufacturer Code: Atmel Wireless & Microcontrollers
Product name: T80C5112 8K ROM version Product name: T80C5112 8K OTP version Product revision number : T80C5112 Rev.0
Rev. B - November 10, 2000
77
Preliminary
T80C5112
18. Electrical Characteristics
18.1. Absolute Maximum Ratings (1)
Ambiant Temperature Under Bias: C = commercial 0C to 70C I = industrial -40C to 85C Storage Temperature -65C to + 150C Voltage on VCC to VSS-0.5 V to + 7 V Voltage on VPP to VSS-0.5 V to + 13 V Voltage on Any Pin to VSS-0.5 V to VCC + 0.5 V Power Dissipation1 W(2)
NOTES 1. Stresses at or above those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. 2. This value is based on the maximum allowable die temperature and the thermal resistance of the package.
18.2. Power consumption measurement
Since the introduction of the first C51 devices, every manufacturer made operating Icc measurements under reset, which made sense for the designs were the CPU was running under reset. In our new devices, the CPU is no more active during reset, so the power consumption is very low but is not really representative of what will happen in the customer system. ThatOs why, while keeping measurements under Reset, we present a new way to measure the operating Icc: Using an internal test ROM, the following code is executed: Label: SJMP Label (80 FE) Ports 1, 3, 4 are disconnected, RST = Vcc, XTAL2 is not connected and XTAL1 is driven by the clock. This is much more representative of the real operating Icc.
78
Rev. B - November 10, 2000
Preliminary
T80C5112
18.3. DC Parameters for Standard Voltage
TA = 0C to +70C; VSS = 0 V; VCC = 5 V 10%; F = 0 to 40 MHz. TA = -40C to +85C; VSS = 0 V; VCC = 5 V 10%; F = 0 to 40 MHz. Table 52. DC Parameters in Standard Voltage
Symbol
VIL VIH VIH1 VOL
Parameter
Input Low Voltage Input High Voltage except XTAL1, RST Input High Voltage, XTAL1, RST Output Low Voltage, ports 1, 2, 3, 4.
Min
-0.5 0.2 VCC + 0.9 0.7 VCC
Typ
Max
0.2 VCC - 0.1 VCC + 0.5 VCC + 0.5 0.3 0.45 1.0 0.3 0.45 1.0
Unit
V V V V V V V V V V V V
Test Conditions
IOL = 100 m A IOL = 1.6 mA IOL = 3.5 mA IOL = 200 m A IOL = 3.2 mA IOL =7.0 mA IOH = -10 m A IOH = -30 m A IOH = -60 m A VCC = 5 V 10% IOH = -100 m A IOH = -1.6 mA IOH = -3.2 mA VCC = 5 V 10% IOH = -200 m A IOH = -3.2 mA IOH = -7.0 mA VCC = 5 V 10%
VOL1
Output Low Voltage, port 0, ALE, PSEN(6)
VOH
Output High Voltage, ports 1, 2, 3, 4.(6)
VCC - 0.3 VCC - 0.7 VCC - 1.5
VOH2
Output High Voltage, ports 1, 3, mode Push pull
4.(6)
VCC - 0.3 VCC - 0.7 VCC - 1.5
V V V
VOH1
Output High Voltage, ports 0, ALE, PSEN(6)
VCC - 0.3 VCC - 0.7 VCC - 1.5
V V V
RRST IIL ILI ITL CIO IPD ICC under RESET ICC operating
RST Pulldown Resistor Logical 0 Input Current ports 1, 2, 3 and 4 Input Leakage Current Logical 1 to 0 Transition Current, ports 1, 2, 3, 4 Capacitance of I/O Buffer Power Down Current Power Supply Current Maximum values, X1 mode: (7)
50
90
(5)
200 -50 10 -650 10
kW mA mA mA pF mA Vin = 0.45 V, 0.45 V < Vin < VCC Vin = 2.0 V Fc = 1 MHz TA = 25C 2.0 V < VCC < 5.5 V(3) VCC = 5.5 V(1)
to be conrmed
20 (5) to be conrmed
50 3+ 0.4 Freq (MHz) @12MHz 5.8 @16MHz 7.4 3 + 0.6 Freq (MHz) @12MHz 10.2 @16MHz 12.6 3+0.3 Freq (MHz) @12MHz 3.9 @16MHz 5.1 2.54
mA
Power Supply Current Maximum values, X1 mode: (7)
to be conrmed
mA
VCC = 5.5 V(8)
ICC idle
Power Supply Current Maximum values, X1 mode: (7)
to be conrmed
mA
VCC = 5.5 V(2)
VRET VRST+ VRST
Supply voltage during power down mode High threshold of Power Fail Detect Low threshold of Power Fail Detect
2 2.19
V V V
Rev. B - November 10, 2000
79
Preliminary
T80C5112
18.4. DC Parameters for Low Voltage
TA = 0C to +70C; VSS = 0 V; VCC = 2.7 V to 5.5 V; F = 0 to 30 MHz. TA = -40C to +85C; VSS = 0 V; VCC = 2.7 V to 5.5 V; F = 0 to 30 MHz. Table 53. DC Parameters for Low Voltage
Symbol
VIL VIH VIH1 VOL
Parameter
Input Low Voltage Input High Voltage except XTAL1, RST Input High Voltage, XTAL1, RST Output Low Voltage, ports 1, 2, 3, 4.
Min
-0.5 0.2 VCC + 0.9 0.7 VCC
Typ
Max
0.2 VCC - 0.1 VCC + 0.5 VCC + 0.5 0.3 0.45 1.0 0.3 0.45 1.0
Unit
V V V V V V V V V V V V V V V V V V mA mA mA kW pF mA
Test Conditions
IOL = IOL = 0.8 mA IOL = IOL = 100 m A IOL = 1.6 mA IOL = 3.2 mA IOH = -10 m A IOH = IOH = IOH = -100 m A IOH = - mA IOH = IOH = -100 m A IOH = -1.6 mA IOH = -3.2 mA VCC = 3V 10% Vin = 0.45 V 0.45 V < Vin < VCC Vin = 2.0 V
VOL1
Output Low Voltage, port 0, ALE, PSEN(6)
VOH
Output High Voltage, ports 1, 2, 3, 4.(6)
0.9 VCC VCC - 0.7 VCC - 1.5
VOH2
Output High Voltage, ports 1, 3, mode Push pull
4.(6)
0.9VCC VCC - 0.7 VCC - 1.5
VOH1
Output High Voltage, ports 0, ALE,
PSEN(6)
VCC - 0.3 VCC - 0.7 VCC - 1.5
IIL ILI ITL RRST CIO IPD
Logical 0 Input Current ports 1, 2,3 and 4 Input Leakage Current Logical 1 to 0 Transition Current, ports 1, 2, 3, 4 RST Pulldown Resistor Capacitance of I/O Buffer Power Down Current to be conrmed 20 (5) 10
(5)
-50 10 -650 50 90
(5)
200 10 50 30 1.5 + 0.2 Freq (MHz) @12MHz 3.4 @16MHz 4.2 1.5 + 0.3 Freq (MHz) @12MHz 4.6 @16MHz 5.8 1.5+0.15 Freq (MHz) @12MHz 2 @16MHz 2.6 2.54
Fc = 1 MHz TA = 25C VCC = 2.0 V to 5.5 V(3) VCC = 2.0 V to 3.3 V(3) VCC = 3.3 V(1)
ICC under RESET ICC operating
Power Supply Current Maximum values, X1 mode: (7)
to be conrmed
mA
Power Supply Current Maximum values, X1 mode: (7)
to be conrmed
VCC = 3.3 V(8) mA
ICC idle
Power Supply Current Maximum values, X1 mode: (7)
to be conrmed
mA
VCC = 3.3 V(2)
VRET VRST+ VRST
Supply voltage during power down mode High threshold of Power Fail Detect Low threshold of Power Fail Detect
2
V V V
2.19
NOTES 1. ICC under reset is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns (see Figure 39.), VIL = VSS + 0.5 V, VIH = VCC - 0.5V; XTAL2 N.C.; Vpp = RST = VCC. ICC would be slightly higher if a crystal oscillator used. 2. Idle ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + 0.5 V, VIH = VCC - 0.5 V; XTAL2 N.C; Vpp = RST = VSS (see Figure 37.).
80
Rev. B - November 10, 2000
Preliminary
T80C5112
3. Power Down ICC is measured with all output pins disconnected; Vpp = VSS; XTAL2 NC.; RST = VSS (see Figure 38.). 4. Not Applicable 5. Typicals are based on a limited number of samples and are not guaranteed. The values listed are at room temperature and 5V. 6. If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions. 7. For other values, please contact your sales office. 8. Operating ICC is measured with all output pins disconnected; XTAL1 driven with TCLCH, TCHCL = 5 ns (see Figure 39.), VIL = VSS + 0.5 V, VIH = VCC - 0.5V; XTAL2 N.C.; RST/Vpp= VCC;. The internal ROM runs the code 80 FE (label: SJMP label). ICC would be slightly higher if a crystal oscillator is used. Measurements are made with OTP products when possible, which is the worst case.
VCC ICC VCC
RST (NC) CLOCK SIGNAL XTAL XTAL1 VSS All other pins are disconnected. Figure 35. ICC Test Condition, under reset VCC ICC
Reset = Vss after a high pulse during at least 24 clock cycles
VCC VCC RST
(NC) CLOCK SIGNAL
XTAL XTAL1 VSS
All other pins are disconnected.
Figure 36. Operating ICC Test Condition
Rev. B - November 10, 2000
81
Preliminary
T80C5112
VCC ICC
Reset = Vss after a high pulse during at least 24 clock cycles
VCC
VCC RST (NC) CLOCK SIGNAL XTAL XTAL1 VSS
All other pins are disconnected.
Figure 37. ICC Test Condition, Idle Mode VCC ICC VCC
Reset = Vss after a high pulse during at least 24 clock cycles
VCC RST XTAL XTAL1 VSS
All other pins are disconnected.
Figure 38. ICC Test Condition, Power-Down Mode
VCC-
0.7VCC 0.2VCC-0.1 0.45 TCLCH TCHCL TCLCH = TCHCL =
Figure 39. Clock Signal Waveform for ICC Tests in Active and Idle Modes
18.5. DC Parameters for A/D Converter
TA = 0C to +70C; VSS = 0 V; VCC = 2.7 V to 5.5 V; F = 0 to 30 MHz. TA = -40C to +85C; VSS = 0 V; VCC = 2.7 V to 5.5 V; F = 0 to 30 MHz. Table 54. DC Parameters for Low Voltage
Symbol
Resolution
Parameter
Min
Typ
10
Max
Unit
bit
Test Conditions
82
Rev. B - November 10, 2000
Preliminary
T80C5112
Symbol
AVin Rref Vref Lref Cai
Parameter
Analog input voltage Resistance between Vref and Vss Value of integrated voltage source Load on integrated voltage source Analog input Capacitance Integral non linearity Differential non linearity Offset error Input source impedance
Min
Vss- 0.2 13 2.43 10
Typ
18
Max
Vcc + 0.2 24 2.49
Unit
Test Conditions
60 1 0.5 -2
2 1 2 1
V KOhm V Small variation with Vcc and Temperature (1) KOhm pF During sampling lsb lsb lsb KOhm For 10 bit resolution at maximum speed
(1) Total drift on one part over full Voltage and Temperature range is below 20 mV
18.6. AC Parameters
18.6.1. Explanation of the AC Symbols
Each timing symbol has 5 characters. The first character is always a OTO (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for. Example:TAVLL = Time for Address Valid to ALE Low. TLLPL = Time for ALE Low to PSEN Low. TA TA TA TA = = = = 0 to +70C (commercial temperature range); VSS = -40C to +85C (industrial temperature range); VSS 0 to +70C (commercial temperature range); VSS = -40C to +85C (industrial temperature range); VSS 0 V; VCC = 5 V 10%; -V ranges. = 0 V; VCC = 5 V 10%; -V ranges. 0 V; 2.7 V < VCC < 5.5 V; -L range. = 0 V; 2.7 V < VCC < 5.5 V; -L range.
Table 55. gives the maximum applicable load capacitance for Port 0, Port 1, 2 and 3, and ALE and PSEN signals. Timings will be guaranteed if these capacitances are respected. Higher capacitance values can be used, but timings will then be degraded. Table 55. Load Capacitance versus speed range, in pF Port 0 Port 1, 2, 3 ALE / PSEN -V 50 50 30 -L 100 80 100
Table 57., Table 60. and Table 61. give the description of each AC symbols. Table 57., Table 59. and Table 62. give for each range the AC parameter. Table 58., Table 60. and Table 63. give the frequency derating formula of the AC parameter. To calculate each AC symbols, take the x value corresponding to the speed grade you need (-V or -L) and replace this value in the formula. Values of the frequency must be limited to the corresponding speed grade:
Rev. B - November 10, 2000
83
Preliminary
T80C5112
Table 56. Max frequency for derating formula regarding the speed grade Freq (MHz) T (ns) -V X1 mode 40 25 -V X2 mode 30 33.3 -L X1 mode 30 33.3 -L X2 mode 20 50
Example: TLLIV in X2 mode for a -V part at 20 MHz (T = 1/20E6 = 50 ns): x= 25 (Table 58.) T= 50ns TLLIV= 2T - x = 2 x 50 - 25 = 75ns
84
Rev. B - November 10, 2000
Preliminary
T80C5112
18.6.2. External Program Memory Characteristics
Symbol
T TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TPXAV TAVIV TPLAZ Oscillator clock period ALE pulse width Address Valid to ALE Address Hold After ALE ALE to Valid Instruction In ALE to PSEN PSEN Pulse Width PSEN to Valid Instruction In Input Instruction Hold After PSEN Input Instruction FloatAfter PSEN PSEN to Address Valid Address to Valid Instruction In PSEN Low to Address Float
Parameter
Table 57. AC Parameters for Fix Clock
Speed -V X2 mode 30 MHz 60 MHz equiv. Min
33 25 4 4 45 9 35 25 0 12 53 10 0 20 95 10 17 60 50 0 10 80 10
-V standard mode 40 MHz
-L X2 mode 20 MHz 40 MHz equiv. Min
50 35 5 5
-L standard mode 30 MHz
Units
Symbol
T TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TAVIV TPLAZ
Max
Min
25 42 12 12
Max
Max
Min
33 52 13 13
Max
ns ns ns ns 98 ns ns ns 55 ns ns 18 122 10 ns ns ns
78 10 50
65 18 75 30 0
Rev. B - November 10, 2000
85
Preliminary
T80C5112
Table 58. AC Parameters for a Variable Clock: derating formula
Symbol
TLHLL TAVLL TLLAX TLLIV TLLPL TPLPH TPLIV TPXIX TPXIZ TAVIV TPLAZ
Type
Min Min Min Max Min Min Max Min Max Max Max
Standard Clock
2T-x T-x T-x 4T-x T-x 3T-x 3T-x x T-x 5T-x x
X2 Clock
T-x 0.5 T - x 0.5 T - x 2T-x 0.5 T - x 1.5 T - x 1.5 T - x x 0.5 T - x 2.5 T - x x
-V
8 13 13 22 8 15 25 0 5 30 10
-L
15 20 20 35 15 25 45 0 15 45 10
Units
ns ns ns ns ns ns ns ns ns ns ns
18.6.3. External Program Memory Read Cycle
12 TCLCL TLHLL ALE TLLIV TLLPL TPLPH PSEN TLLAX TAVLL PORT 0 INSTR IN A0-A7 TAVIV PORT 2 ADDRESS OR SFR-P2 ADDRESS A8-A15 ADDRESS A8-A15 TPLIV TPLAZ TPXIX INSTR IN A0-A7 INSTR IN TPXAV TPXIZ
Figure 40. External Program Memory Read Cycle
86
Rev. B - November 10, 2000
Preliminary
T80C5112
18.6.4. External Data Memory Characteristics
Symbol
TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH RD Pulse Width WR Pulse Width RD to Valid Data In Data Hold After RD Data Float After RD ALE to Valid Data In Address to Valid Data In ALE to WR or RD Address to WR or RD Data Valid to WR Transition Data set-up to WR High Data Hold After WR RD Low to Address Float RD or WR High to ALE high
Parameter
Rev. B - November 10, 2000
87
Preliminary
T80C5112
Table 59. AC Parameters for a Fix Clock
Speed -V X2 mode 30 MHz 60 MHz equiv. Min
85 85 60 0 18 98 100 30 47 7 107 9 0 7 27 15 70 55 80 15 165 17 0 35 5 0 35 165 175 95 45 70 5 155 10 0 45 13
-V standard mode 40 MHz
-L X2 mode 20 MHz 40 MHz equiv. Min
125 125
-L standard mode 30 MHz
Units
Symbol
TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH
Max
Min
135 135
Max
Max
Min
175 175
Max
ns ns 137 ns ns 42 222 235 ns ns ns ns ns ns ns ns 0 53 ns ns
102 0
95 0 25 155 160 105 70 103 13 213 18
130
88
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 60. AC Parameters for a Variable Clock: derating formula
Symbol
TRLRH TWLWH TRLDV TRHDX TRHDZ TLLDV TAVDV TLLWL TLLWL TAVWL TQVWX TQVWH TWHQX TRLAZ TWHLH TWHLH
Type
Min Min Max Min Max Max Max Min Max Min Min Min Min Max Min Max
Standard Clock
6T-x 6T-x 5T-x x 2T-x 8T-x 9T-x 3T-x 3T+x 4T-x T-x 7T-x T-x x T-x T+x
X2 Clock
3T-x 3T-x 2.5 T - x x T-x 4T -x 4.5 T - x 1.5 T - x 1.5 T + x 2T-x 0.5 T - x 3.5 T - x 0.5 T - x x 0.5 T - x 0.5 T + x
-V
15 15 23 0 15 35 50 20 20 20 10 10 8 0 10 10
-L
25 25 30 0 25 45 65 30 30 30 20 20 15 0 20 20
Units
ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
18.6.5. External Data Memory Write Cycle
ALE
TWHLH
PSEN
TLLWL
TWLWH
WR TLLAX PORT 0 A0-A7 TAVWL PORT 2 ADDRESS OR SFR-P2 ADDRESS A8-A15 OR SFR P2 TQVWX TQVWH DATA OUT TWHQX
Figure 41. External Data Memory Write Cycle
Rev. B - November 10, 2000
89
Preliminary
T80C5112
18.6.6. External Data Memory Read Cycle
TWHLH
ALE
TLLDV
PSEN
TLLWL TRLDV
TRLRH TRHDZ TRHDX DATA IN TRLAZ ADDRESS A8-A15 OR SFR P2
RD TLLAX PORT 0 A0-A7 TAVWL PORT 2 ADDRESS OR SFR-P2 TAVDV
Figure 42. External Data Memory Read Cycle
18.6.7. Serial Port Timing - Shift Register Mode
Table 61. Symbol Description
Symbol
TXLXL TQVHX TXHQX Serial port clock cycle time Output data set-up to clock rising edge
Parameter
Output data hold after clock rising edge
Input data hold after clock rising edge Clock rising edge to input data valid
TXHDX
TXHDV
Table 62. AC Parameters for a Fix Clock
Speed -V X2 mode 30 MHz 60 MHz equiv. Min
200 117 13 0 34
-V standard mode 40 MHz
-L X2 mode 20 MHz 40 MHz equiv. Min
300 200 30 0
-L standard mode 30 MHz
Units
Symbol
TXLXL TQVHX TXHQX TXHDX TXHDV
Max
Min
300 200 30 0
Max
Max
Min
400 283 47 0
Max
ns ns ns ns 200 ns
117
117
90
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 63. AC Parameters for a Variable Clock: derating formula
Symbol
TXLXL TQVHX TXHQX TXHDX TXHDV
Type
Min Min Min Min Max
Standard Clock
12 T 10 T - x 2T-x x 10 T - x
X2 Clock
6T 5T-x T-x x 5 T- x
-V
-L
Units
ns
50 20 0 133
50 20 0 133
ns ns ns ns
18.6.8. Shift Register Timing Waveforms
INSTRUCTION ALE
0
1
2
3
4
5
6
7
8
TXLXL CLOCK TQVXH OUTPUT DATA WRITE to SBUF INPUT DATA CLEAR RI 0 TXHDV VALID VALID TXHQX 1 2 TXHDX VALID VALID VALID VALID VALID 3 4 5 6 7 SET TI VALID SET RI
Figure 43. Shift Register Timing Waveforms
Rev. B - November 10, 2000
91
Preliminary
T80C5112
18.6.9. EPROM Programming and Verification Characteristics
TA = 21C to 27C; VSS = 0V; VCC = 5V 10% while programming. VCC = operating range while verifying
Symbol
VPP IPP 1/TCLCL TAVGL TGHAX TDVGL TGHDX TEHSH TSHGL TGHSL TGLGH TAVQV TELQV TEHQZ
Parameter
Programming Supply Voltage Programming Supply Current Oscillator Frquency Address Setup to PROG Low Adress Hold after PROG
Min
12.5
Max
13 75
Units
V mA MHz
4 48 TCLCL
6
48 TCLCL 48 TCLCL 48 TCLCL
48 TCLCL
Data Setup to PROG Low Data Hold after PROG
(Enable) High to VPP
VPP Setup to PROG Low VPP Hold after PROG PROG Width Address to Valid Data ENABLE Low to Data Valid
Data Float after ENABLE
10 10 90 110 48 TCLCL 48 TCLCL 0 48 TCLCL
ms ms ms
18.6.10. EPROM Programming and Verification Waveforms
PROGRAMMING P1.0-P1.7 P2.0-P2.5 P3.4-P3.5* P0 TDVGL TAVGL ALE/PROG TSHGL TGLGH EA/VPP CONTROL SIGNALS (ENABLE) VCC TEHSH VPP TGHSL VCC TELQV ADDRESS VERIFICATION ADDRESS TAVQV DATA IN TGHDX TGHAX DATA OUT
TEHQZ
* 8KB: up to P2.4, 16KB: up to P2.5, 32KB: up to P3.4, 64KB: up to P3.5
Figure 44. EPROM Programming and Verification Waveforms
92
Rev. B - November 10, 2000
Preliminary
T80C5112
18.6.11. External Clock Drive Characteristics (XTAL1)
Symbol
TCLCL TCHCX TCLCX TCLCH TCHCL TCHCX/TCLCX Oscillator Period High Time Low Time Rise Time Fall Time Cyclic ratio in X2 mode 40
Parameter
Min
25 5 5
Max
Units
ns ns ns
5 5 60
ns ns %
18.6.12. External Clock Drive Waveforms
VCC-0.5 V 0.45 V
0.7VCC 0.2VCC-0.1 V TCHCL
TCLCX TCLCL
TCHCX TCLCH
Figure 45. External Clock Drive Waveforms
18.6.13. A/D comverter
Symbol Parameter
Conversion time Fconv_ck Clock Conversion frequency Sampling frequency
Min
Typ
11
Max
Units
Clock periods (1 for sampling, 10 for conversion) kHz kHz
8
350 (1) 32
Notes: (1)For 10 bits resolution
18.6.14. AC Testing Input/Output Waveforms
VCC-0.5 V INPUT/OUTPUT 0.45 V
0.2VCC+0.9 0.2VCC-0.1
Figure 46. AC Testing Input/Output Waveforms AC inputs during testing are driven at VCC - 0.5 for a logic O1O and 0.45V for a logic O0O. Timing measurement are made at VIH min for a logic O1O and V max for a logic O0O. IL
Rev. B - November 10, 2000
93
Preliminary
T80C5112
18.6.15. Float Waveforms
FLOAT VOH-0.1 V VLOAD VOL+0.1 V VLOAD+0.1 V VLOAD-0.1 V
Figure 47. Float Waveforms For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded VOH/VOL level occurs. IOL/IOH 20mA.
94
Rev. B - November 10, 2000
Preliminary
T80C5112
18.6.16. Clock Waveforms
Valid in normal clock mode. In X2 mode XTAL2 signal must be changed to XTAL2 divided by two.
INTERNAL CLOCK XTAL2 ALE EXTERNAL PROGRAM MEMORY FETCH PSEN P0
DATA SAMPLED
STATE4 P1 P2
STATE5 P1 P2
STATE6 P1 P2
STATE1 P1 P2
STATE2 P1 P2
STATE3 P1 P2
STATE4 P1 P2
STATE5 P1 P2
THESE SIGNALS ARE NOT ACTIVATED DURING THE EXECUTION OF A MOVX INSTRUCTION
PCL OUT
DATA SAMPLED
PCL OUT
DATA SAMPLED
PCL OUT
FLOAT P2 (EXT) READ CYCLE RD
FLOAT
INDICATES ADDRESS TRANSITIONS
FLOAT
PCL OUT (IF PROGRAM MEMORY IS EXTERNAL) P0 DPL OR Rt OUT FLOAT P2 WRITE CYCLE WR P0 DPL OR Rt OUT DATA OUT P2 PORT OPERATION OLD DATA P0 PINS SAMPLED MOV DEST P0 MOV DEST PORT (P1, P2, P3) (INCLUDES INT0, INT1, TO, T1) SERIAL PORT SHIFT CLOCK TXD (MODE 0) P1, P2, P3 PINS SAMPLED P1, P2, P3 PINS SAMPLED NEW DATA P0 PINS SAMPLED
INDICATES DPH OR P2 SFR TO PCH TRANSITION INDICATES DPH OR P2 SFR TO PCH TRANSITION
PCL OUT (EVEN IF PROGRAM MEMORY IS INTERNAL)
PCL OUT (IF PROGRAM MEMORY IS EXTERNAL)
RXD SAMPLED
RXD SAMPLED
Figure 48. Clock Waveforms This diagram indicates when signals are clocked internally. The time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though (TA=25C fully loaded) RD and WR propagation delays are approximately 50ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications.
Rev. B - November 10, 2000
95
Preliminary
T80C5112
19. Ordering Information
T 87C5112 -RK R C V
Packages: RK: LQFP48 S3: PLCC52
Conditioning S: Stick R:Tape & Reel U: Stick and Dry Pack F:Tape & Reel and Dry Pack
V:VCC: 5V +/- 10% L:VCC: 2.7 to 5.5 V
Part Number 83C5112 zzz (8k ROM, zzz is the customer code) 87C5112 zzz (8k OTP, is the customer code if factory programmed) 80C5112 (ROMless part)
Temperature Range C:Commercial 0 to 70oC I:Industrial -40 to 85oC E: Engineering samples
Table 64. Maximum Clock Frequency
Code
Standard Mode, oscillator frequency Standard Mode, internal frequency X2 Mode, oscillator frequency X2 Mode, internal equivalent frequency
-V
40 40 33 66
-L
40 40 20 40
Unit
MHz MHz
Notes: -L parts supplied vith 5V +-10% have same speed as -V parts
96
Rev. B - November 10, 2000
Preliminary
T80C5112
Table 65. Possible order entries Extension -S3SCL -S3SCV -S3SIL -S3RCL -S3RCV -S3RIL -RKUCL -RKUCV -RKUIL -RKFCL -RKFCV -RKFIL -RKSEL -TDSEL Type PLCC52, Stick, Comm. 2.7-5.5V, 40 MHz PLCC52, Stick, Comm. 5V, 66MHz PLCC52, Stick, Ind. 2.7-5.5V, 40 MHz PLCC52, Tape & Reel, Comm. 2.7-5.5V, 40 MHz PLCC52, Tape & Reel, Comm. 5V, 66MHz PLCC52, Tape & Reel, Ind. 2.7-5.5V, 40 MHz LQFP48, Stick & Dry Pack, Comm. 2.7-5.5V, 40 MHz LQFP48, Stick & Dry Pack, Comm. 5V, 66MHz LQFP48, Stick & Dry Pack, Ind. 2.7-5.5V, 40 MHz LQFP48, Tape & Reel & Dry Pack, Comm. 2.7-5.5V, 40 MHz LQFP48, Tape & Reel & Dry Pack, Comm. 5V, 66MHz LQFP48, Tape & Reel & Dry Pack, Ind. 2.7-5.5V, 40 MHz Engineering sample, LQFP48, Stick, 2.7-5.5V, 40MHz Engineering sample, PLCC52, Stick, 2.7-5.5V, 40MHz T83C5112 Mask ROM T87C5112 OTP T80C5112 ROMless
X
X
X
X
X
X
X
X
X
X
X X X
X
Rev. B - November 10, 2000
97
Preliminary

▲Up To Search▲

Price & Availability of T84C5112-RKSIV

	To Download T84C5112-RKSIV Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .